amiro-os / modules / NUCLEO-F401RE / mcuconf.h @ 5668089d
History | View | Annotate | Download (10.245 KB)
1 |
/*
|
---|---|
2 |
AMiRo-OS is an operating system designed for the Autonomous Mini Robot (AMiRo) platform.
|
3 |
Copyright (C) 2016..2019 Thomas Schöpping et al.
|
4 |
|
5 |
This program is free software: you can redistribute it and/or modify
|
6 |
it under the terms of the GNU General Public License as published by
|
7 |
the Free Software Foundation, either version 3 of the License, or
|
8 |
(at your option) any later version.
|
9 |
|
10 |
This program is distributed in the hope that it will be useful,
|
11 |
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
12 |
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
13 |
GNU General Public License for more details.
|
14 |
|
15 |
You should have received a copy of the GNU General Public License
|
16 |
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
17 |
*/
|
18 |
|
19 |
#ifndef MCUCONF_H
|
20 |
#define MCUCONF_H
|
21 |
|
22 |
/*
|
23 |
* STM32F4xx drivers configuration.
|
24 |
* The following settings override the default settings present in
|
25 |
* the various device driver implementation headers.
|
26 |
* Note that the settings for each driver only have effect if the whole
|
27 |
* driver is enabled in halconf.h.
|
28 |
*
|
29 |
* IRQ priorities:
|
30 |
* 15...0 Lowest...Highest.
|
31 |
*
|
32 |
* DMA priorities:
|
33 |
* 0...3 Lowest...Highest.
|
34 |
*/
|
35 |
|
36 |
#define STM32F4xx_MCUCONF
|
37 |
|
38 |
/*
|
39 |
* HAL driver system settings.
|
40 |
*/
|
41 |
#define STM32_NO_INIT FALSE
|
42 |
#define STM32_HSI_ENABLED TRUE
|
43 |
#define STM32_LSI_ENABLED TRUE
|
44 |
#define STM32_HSE_ENABLED FALSE
|
45 |
#define STM32_LSE_ENABLED FALSE
|
46 |
#define STM32_CLOCK48_REQUIRED TRUE
|
47 |
#define STM32_SW STM32_SW_PLL
|
48 |
#define STM32_PLLSRC STM32_PLLSRC_HSI
|
49 |
#define STM32_PLLM_VALUE 16 |
50 |
#define STM32_PLLN_VALUE 336 |
51 |
#define STM32_PLLP_VALUE 4 |
52 |
#define STM32_PLLQ_VALUE 7 |
53 |
#define STM32_HPRE STM32_HPRE_DIV1
|
54 |
#define STM32_PPRE1 STM32_PPRE1_DIV2
|
55 |
#define STM32_PPRE2 STM32_PPRE2_DIV1
|
56 |
#define STM32_RTCSEL STM32_RTCSEL_LSI
|
57 |
#define STM32_RTCPRE_VALUE 8 |
58 |
#define STM32_MCO1SEL STM32_MCO1SEL_HSI
|
59 |
#define STM32_MCO1PRE STM32_MCO1PRE_DIV1
|
60 |
#define STM32_MCO2SEL STM32_MCO2SEL_SYSCLK
|
61 |
#define STM32_MCO2PRE STM32_MCO2PRE_DIV5
|
62 |
#define STM32_I2SSRC STM32_I2SSRC_CKIN
|
63 |
#define STM32_PLLI2SN_VALUE 192 |
64 |
#define STM32_PLLI2SR_VALUE 5 |
65 |
#define STM32_PVD_ENABLE FALSE
|
66 |
#define STM32_PLS STM32_PLS_LEV0
|
67 |
#define STM32_BKPRAM_ENABLE FALSE
|
68 |
|
69 |
/*
|
70 |
* IRQ system settings.
|
71 |
*/
|
72 |
#define STM32_IRQ_EXTI0_PRIORITY 6 |
73 |
#define STM32_IRQ_EXTI1_PRIORITY 6 |
74 |
#define STM32_IRQ_EXTI2_PRIORITY 6 |
75 |
#define STM32_IRQ_EXTI3_PRIORITY 6 |
76 |
#define STM32_IRQ_EXTI4_PRIORITY 6 |
77 |
#define STM32_IRQ_EXTI5_9_PRIORITY 6 |
78 |
#define STM32_IRQ_EXTI10_15_PRIORITY 6 |
79 |
#define STM32_IRQ_EXTI16_PRIORITY 6 |
80 |
#define STM32_IRQ_EXTI17_PRIORITY 15 |
81 |
#define STM32_IRQ_EXTI18_PRIORITY 6 |
82 |
#define STM32_IRQ_EXTI19_PRIORITY 6 |
83 |
#define STM32_IRQ_EXTI20_PRIORITY 6 |
84 |
#define STM32_IRQ_EXTI21_PRIORITY 15 |
85 |
#define STM32_IRQ_EXTI22_PRIORITY 15 |
86 |
|
87 |
/*
|
88 |
* ADC driver system settings.
|
89 |
*/
|
90 |
#define STM32_ADC_ADCPRE ADC_CCR_ADCPRE_DIV4
|
91 |
#define STM32_ADC_USE_ADC1 FALSE
|
92 |
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(2, 4) |
93 |
#define STM32_ADC_ADC1_DMA_PRIORITY 2 |
94 |
#define STM32_ADC_IRQ_PRIORITY 6 |
95 |
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 6 |
96 |
|
97 |
/*
|
98 |
* GPT driver system settings.
|
99 |
*/
|
100 |
#define STM32_GPT_USE_TIM1 FALSE
|
101 |
#define STM32_GPT_USE_TIM2 FALSE
|
102 |
#define STM32_GPT_USE_TIM3 FALSE
|
103 |
#define STM32_GPT_USE_TIM4 FALSE
|
104 |
#define STM32_GPT_USE_TIM5 FALSE
|
105 |
#define STM32_GPT_USE_TIM9 FALSE
|
106 |
#define STM32_GPT_USE_TIM11 FALSE
|
107 |
#define STM32_GPT_TIM1_IRQ_PRIORITY 7 |
108 |
#define STM32_GPT_TIM2_IRQ_PRIORITY 7 |
109 |
#define STM32_GPT_TIM3_IRQ_PRIORITY 7 |
110 |
#define STM32_GPT_TIM4_IRQ_PRIORITY 7 |
111 |
#define STM32_GPT_TIM5_IRQ_PRIORITY 7 |
112 |
#define STM32_GPT_TIM9_IRQ_PRIORITY 7 |
113 |
#define STM32_GPT_TIM11_IRQ_PRIORITY 7 |
114 |
|
115 |
/*
|
116 |
* I2C driver system settings.
|
117 |
*/
|
118 |
#define STM32_I2C_USE_I2C1 FALSE
|
119 |
#define STM32_I2C_USE_I2C2 FALSE
|
120 |
#define STM32_I2C_USE_I2C3 FALSE
|
121 |
#define STM32_I2C_BUSY_TIMEOUT 50 |
122 |
#define STM32_I2C_I2C1_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0) |
123 |
#define STM32_I2C_I2C1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6) |
124 |
#define STM32_I2C_I2C2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2) |
125 |
#define STM32_I2C_I2C2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7) |
126 |
#define STM32_I2C_I2C3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2) |
127 |
#define STM32_I2C_I2C3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4) |
128 |
#define STM32_I2C_I2C1_IRQ_PRIORITY 5 |
129 |
#define STM32_I2C_I2C2_IRQ_PRIORITY 5 |
130 |
#define STM32_I2C_I2C3_IRQ_PRIORITY 5 |
131 |
#define STM32_I2C_I2C1_DMA_PRIORITY 3 |
132 |
#define STM32_I2C_I2C2_DMA_PRIORITY 3 |
133 |
#define STM32_I2C_I2C3_DMA_PRIORITY 3 |
134 |
#define STM32_I2C_DMA_ERROR_HOOK(i2cp) osalSysHalt("DMA failure") |
135 |
|
136 |
/*
|
137 |
* I2S driver system settings.
|
138 |
*/
|
139 |
#define STM32_I2S_USE_SPI2 FALSE
|
140 |
#define STM32_I2S_USE_SPI3 FALSE
|
141 |
#define STM32_I2S_SPI2_IRQ_PRIORITY 10 |
142 |
#define STM32_I2S_SPI3_IRQ_PRIORITY 10 |
143 |
#define STM32_I2S_SPI2_DMA_PRIORITY 1 |
144 |
#define STM32_I2S_SPI3_DMA_PRIORITY 1 |
145 |
#define STM32_I2S_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3) |
146 |
#define STM32_I2S_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4) |
147 |
#define STM32_I2S_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0) |
148 |
#define STM32_I2S_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7) |
149 |
#define STM32_I2S_DMA_ERROR_HOOK(i2sp) osalSysHalt("DMA failure") |
150 |
|
151 |
/*
|
152 |
* ICU driver system settings.
|
153 |
*/
|
154 |
#define STM32_ICU_USE_TIM1 FALSE
|
155 |
#define STM32_ICU_USE_TIM2 FALSE
|
156 |
#define STM32_ICU_USE_TIM3 FALSE
|
157 |
#define STM32_ICU_USE_TIM4 FALSE
|
158 |
#define STM32_ICU_USE_TIM5 FALSE
|
159 |
#define STM32_ICU_USE_TIM9 FALSE
|
160 |
#define STM32_ICU_TIM1_IRQ_PRIORITY 7 |
161 |
#define STM32_ICU_TIM2_IRQ_PRIORITY 7 |
162 |
#define STM32_ICU_TIM3_IRQ_PRIORITY 7 |
163 |
#define STM32_ICU_TIM4_IRQ_PRIORITY 7 |
164 |
#define STM32_ICU_TIM5_IRQ_PRIORITY 7 |
165 |
#define STM32_ICU_TIM9_IRQ_PRIORITY 7 |
166 |
|
167 |
/*
|
168 |
* PWM driver system settings.
|
169 |
*/
|
170 |
#define STM32_PWM_USE_ADVANCED FALSE
|
171 |
#define STM32_PWM_USE_TIM1 FALSE
|
172 |
#define STM32_PWM_USE_TIM2 FALSE
|
173 |
#define STM32_PWM_USE_TIM3 FALSE
|
174 |
#define STM32_PWM_USE_TIM4 FALSE
|
175 |
#define STM32_PWM_USE_TIM5 FALSE
|
176 |
#define STM32_PWM_USE_TIM9 FALSE
|
177 |
#define STM32_PWM_TIM1_IRQ_PRIORITY 7 |
178 |
#define STM32_PWM_TIM2_IRQ_PRIORITY 7 |
179 |
#define STM32_PWM_TIM3_IRQ_PRIORITY 7 |
180 |
#define STM32_PWM_TIM4_IRQ_PRIORITY 7 |
181 |
#define STM32_PWM_TIM5_IRQ_PRIORITY 7 |
182 |
#define STM32_PWM_TIM9_IRQ_PRIORITY 7 |
183 |
|
184 |
/*
|
185 |
* SERIAL driver system settings.
|
186 |
*/
|
187 |
#define STM32_SERIAL_USE_USART1 FALSE
|
188 |
#define STM32_SERIAL_USE_USART2 TRUE
|
189 |
#define STM32_SERIAL_USE_USART6 FALSE
|
190 |
#define STM32_SERIAL_USART1_PRIORITY 12 |
191 |
#define STM32_SERIAL_USART2_PRIORITY 12 |
192 |
#define STM32_SERIAL_USART6_PRIORITY 12 |
193 |
|
194 |
/*
|
195 |
* SPI driver system settings.
|
196 |
*/
|
197 |
#define STM32_SPI_USE_SPI1 TRUE
|
198 |
#define STM32_SPI_USE_SPI2 TRUE
|
199 |
#define STM32_SPI_USE_SPI3 FALSE
|
200 |
#define STM32_SPI_SPI1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 0) |
201 |
#define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 3) |
202 |
#define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3) |
203 |
#define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4) |
204 |
#define STM32_SPI_SPI3_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 0) |
205 |
#define STM32_SPI_SPI3_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7) |
206 |
#define STM32_SPI_SPI1_DMA_PRIORITY 1 |
207 |
#define STM32_SPI_SPI2_DMA_PRIORITY 1 |
208 |
#define STM32_SPI_SPI3_DMA_PRIORITY 1 |
209 |
#define STM32_SPI_SPI1_IRQ_PRIORITY 10 |
210 |
#define STM32_SPI_SPI2_IRQ_PRIORITY 10 |
211 |
#define STM32_SPI_SPI3_IRQ_PRIORITY 10 |
212 |
#define STM32_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DMA failure") |
213 |
|
214 |
/*
|
215 |
* ST driver system settings.
|
216 |
*/
|
217 |
#define STM32_ST_IRQ_PRIORITY 8 |
218 |
#define STM32_ST_USE_TIMER 2 |
219 |
|
220 |
/*
|
221 |
* UART driver system settings.
|
222 |
*/
|
223 |
#define STM32_UART_USE_USART1 FALSE
|
224 |
#define STM32_UART_USE_USART2 FALSE
|
225 |
#define STM32_UART_USE_USART6 FALSE
|
226 |
#define STM32_UART_USART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 5) |
227 |
#define STM32_UART_USART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
228 |
#define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5) |
229 |
#define STM32_UART_USART2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6) |
230 |
#define STM32_UART_USART6_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2) |
231 |
#define STM32_UART_USART6_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
232 |
#define STM32_UART_USART1_IRQ_PRIORITY 12 |
233 |
#define STM32_UART_USART2_IRQ_PRIORITY 12 |
234 |
#define STM32_UART_USART6_IRQ_PRIORITY 12 |
235 |
#define STM32_UART_USART1_DMA_PRIORITY 0 |
236 |
#define STM32_UART_USART2_DMA_PRIORITY 0 |
237 |
#define STM32_UART_USART6_DMA_PRIORITY 0 |
238 |
#define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure") |
239 |
|
240 |
/*
|
241 |
* USB driver system settings.
|
242 |
*/
|
243 |
#define STM32_USB_USE_OTG1 FALSE
|
244 |
#define STM32_USB_OTG1_IRQ_PRIORITY 14 |
245 |
#define STM32_USB_OTG1_RX_FIFO_SIZE 512 |
246 |
#define STM32_USB_OTG_THREAD_PRIO LOWPRIO
|
247 |
#define STM32_USB_OTG_THREAD_STACK_SIZE 128 |
248 |
#define STM32_USB_OTGFIFO_FILL_BASEPRI 0 |
249 |
|
250 |
/*
|
251 |
* WDG driver system settings.
|
252 |
*/
|
253 |
#define STM32_WDG_USE_IWDG FALSE
|
254 |
|
255 |
#endif /* MCUCONF_H */ |