amiro-blt / Target / Modules / LightRing_1-2 / Boot / lib / CMSIS / CM3 / DeviceSupport / ST / STM32F10x / startup / iar / startup_stm32f10x_xl.s @ fc7151bb
History | View | Annotate | Download (16.2 KB)
1 |
;******************** (C) COPYRIGHT 2011 STMicroelectronics ******************** |
---|---|
2 |
;* File Name : startup_stm32f10x_xl.s |
3 |
;* Author : MCD Application Team |
4 |
;* Version : V3.5.0 |
5 |
;* Date : 11-March-2011 |
6 |
;* Description : STM32F10x XL-Density Devices vector table for EWARM |
7 |
;* toolchain. |
8 |
;* This module performs: |
9 |
;* - Set the initial SP |
10 |
;* - Configure the clock system and the external SRAM |
11 |
;* mounted on STM3210E-EVAL board to be used as data |
12 |
;* memory (optional, to be enabled by user) |
13 |
;* - Set the initial PC == __iar_program_start, |
14 |
;* - Set the vector table entries with the exceptions ISR address, |
15 |
;* After Reset the Cortex-M3 processor is in Thread mode, |
16 |
;* priority is Privileged, and the Stack is set to Main. |
17 |
;******************************************************************************** |
18 |
;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS |
19 |
;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. |
20 |
;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, |
21 |
;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE |
22 |
;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING |
23 |
;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. |
24 |
;******************************************************************************* |
25 |
; |
26 |
; |
27 |
; The modules in this file are included in the libraries, and may be replaced |
28 |
; by any user-defined modules that define the PUBLIC symbol _program_start or |
29 |
; a user defined start symbol. |
30 |
; To override the cstartup defined in the library, simply add your modified |
31 |
; version to the workbench project. |
32 |
; |
33 |
; The vector table is normally located at address 0. |
34 |
; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. |
35 |
; The name "__vector_table" has special meaning for C-SPY: |
36 |
; it is where the SP start value is found, and the NVIC vector |
37 |
; table register (VTOR) is initialized to this address if != 0. |
38 |
; |
39 |
; Cortex-M version |
40 |
; |
41 |
|
42 |
MODULE ?cstartup |
43 |
|
44 |
;; Forward declaration of sections. |
45 |
SECTION CSTACK:DATA:NOROOT(3) |
46 |
|
47 |
SECTION .intvec:CODE:NOROOT(2) |
48 |
|
49 |
EXTERN __iar_program_start |
50 |
EXTERN SystemInit |
51 |
PUBLIC __vector_table |
52 |
|
53 |
DATA |
54 |
|
55 |
__vector_table |
56 |
DCD sfe(CSTACK) |
57 |
DCD Reset_Handler ; Reset Handler |
58 |
DCD NMI_Handler ; NMI Handler |
59 |
DCD HardFault_Handler ; Hard Fault Handler |
60 |
DCD MemManage_Handler ; MPU Fault Handler |
61 |
DCD BusFault_Handler ; Bus Fault Handler |
62 |
DCD UsageFault_Handler ; Usage Fault Handler |
63 |
DCD 0 ; Reserved |
64 |
DCD 0 ; Reserved |
65 |
DCD 0 ; Reserved |
66 |
DCD 0 ; Reserved |
67 |
DCD SVC_Handler ; SVCall Handler |
68 |
DCD DebugMon_Handler ; Debug Monitor Handler |
69 |
DCD 0 ; Reserved |
70 |
DCD PendSV_Handler ; PendSV Handler |
71 |
DCD SysTick_Handler ; SysTick Handler |
72 |
|
73 |
; External Interrupts |
74 |
DCD WWDG_IRQHandler ; Window Watchdog |
75 |
DCD PVD_IRQHandler ; PVD through EXTI Line detect |
76 |
DCD TAMPER_IRQHandler ; Tamper |
77 |
DCD RTC_IRQHandler ; RTC |
78 |
DCD FLASH_IRQHandler ; Flash |
79 |
DCD RCC_IRQHandler ; RCC |
80 |
DCD EXTI0_IRQHandler ; EXTI Line 0 |
81 |
DCD EXTI1_IRQHandler ; EXTI Line 1 |
82 |
DCD EXTI2_IRQHandler ; EXTI Line 2 |
83 |
DCD EXTI3_IRQHandler ; EXTI Line 3 |
84 |
DCD EXTI4_IRQHandler ; EXTI Line 4 |
85 |
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 |
86 |
DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 |
87 |
DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 |
88 |
DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 |
89 |
DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 |
90 |
DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 |
91 |
DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 |
92 |
DCD ADC1_2_IRQHandler ; ADC1 & ADC2 |
93 |
DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX |
94 |
DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0 |
95 |
DCD CAN1_RX1_IRQHandler ; CAN1 RX1 |
96 |
DCD CAN1_SCE_IRQHandler ; CAN1 SCE |
97 |
DCD EXTI9_5_IRQHandler ; EXTI Line 9..5 |
98 |
DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9 |
99 |
DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10 |
100 |
DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11 |
101 |
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare |
102 |
DCD TIM2_IRQHandler ; TIM2 |
103 |
DCD TIM3_IRQHandler ; TIM3 |
104 |
DCD TIM4_IRQHandler ; TIM4 |
105 |
DCD I2C1_EV_IRQHandler ; I2C1 Event |
106 |
DCD I2C1_ER_IRQHandler ; I2C1 Error |
107 |
DCD I2C2_EV_IRQHandler ; I2C2 Event |
108 |
DCD I2C2_ER_IRQHandler ; I2C2 Error |
109 |
DCD SPI1_IRQHandler ; SPI1 |
110 |
DCD SPI2_IRQHandler ; SPI2 |
111 |
DCD USART1_IRQHandler ; USART1 |
112 |
DCD USART2_IRQHandler ; USART2 |
113 |
DCD USART3_IRQHandler ; USART3 |
114 |
DCD EXTI15_10_IRQHandler ; EXTI Line 15..10 |
115 |
DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line |
116 |
DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend |
117 |
DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12 |
118 |
DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13 |
119 |
DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14 |
120 |
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare |
121 |
DCD ADC3_IRQHandler ; ADC3 |
122 |
DCD FSMC_IRQHandler ; FSMC |
123 |
DCD SDIO_IRQHandler ; SDIO |
124 |
DCD TIM5_IRQHandler ; TIM5 |
125 |
DCD SPI3_IRQHandler ; SPI3 |
126 |
DCD UART4_IRQHandler ; UART4 |
127 |
DCD UART5_IRQHandler ; UART5 |
128 |
DCD TIM6_IRQHandler ; TIM6 |
129 |
DCD TIM7_IRQHandler ; TIM7 |
130 |
DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1 |
131 |
DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2 |
132 |
DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3 |
133 |
DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5 |
134 |
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; |
135 |
;; |
136 |
;; Default interrupt handlers. |
137 |
;; |
138 |
THUMB |
139 |
|
140 |
PUBWEAK Reset_Handler |
141 |
SECTION .text:CODE:REORDER(2) |
142 |
Reset_Handler |
143 |
LDR R0, =SystemInit |
144 |
BLX R0 |
145 |
LDR R0, =__iar_program_start |
146 |
BX R0 |
147 |
|
148 |
PUBWEAK NMI_Handler |
149 |
SECTION .text:CODE:REORDER(1) |
150 |
NMI_Handler |
151 |
B NMI_Handler |
152 |
|
153 |
PUBWEAK HardFault_Handler |
154 |
SECTION .text:CODE:REORDER(1) |
155 |
HardFault_Handler |
156 |
B HardFault_Handler |
157 |
|
158 |
PUBWEAK MemManage_Handler |
159 |
SECTION .text:CODE:REORDER(1) |
160 |
MemManage_Handler |
161 |
B MemManage_Handler |
162 |
|
163 |
PUBWEAK BusFault_Handler |
164 |
SECTION .text:CODE:REORDER(1) |
165 |
BusFault_Handler |
166 |
B BusFault_Handler |
167 |
|
168 |
PUBWEAK UsageFault_Handler |
169 |
SECTION .text:CODE:REORDER(1) |
170 |
UsageFault_Handler |
171 |
B UsageFault_Handler |
172 |
|
173 |
PUBWEAK SVC_Handler |
174 |
SECTION .text:CODE:REORDER(1) |
175 |
SVC_Handler |
176 |
B SVC_Handler |
177 |
|
178 |
PUBWEAK DebugMon_Handler |
179 |
SECTION .text:CODE:REORDER(1) |
180 |
DebugMon_Handler |
181 |
B DebugMon_Handler |
182 |
|
183 |
PUBWEAK PendSV_Handler |
184 |
SECTION .text:CODE:REORDER(1) |
185 |
PendSV_Handler |
186 |
B PendSV_Handler |
187 |
|
188 |
PUBWEAK SysTick_Handler |
189 |
SECTION .text:CODE:REORDER(1) |
190 |
SysTick_Handler |
191 |
B SysTick_Handler |
192 |
|
193 |
PUBWEAK WWDG_IRQHandler |
194 |
SECTION .text:CODE:REORDER(1) |
195 |
WWDG_IRQHandler |
196 |
B WWDG_IRQHandler |
197 |
|
198 |
PUBWEAK PVD_IRQHandler |
199 |
SECTION .text:CODE:REORDER(1) |
200 |
PVD_IRQHandler |
201 |
B PVD_IRQHandler |
202 |
|
203 |
PUBWEAK TAMPER_IRQHandler |
204 |
SECTION .text:CODE:REORDER(1) |
205 |
TAMPER_IRQHandler |
206 |
B TAMPER_IRQHandler |
207 |
|
208 |
PUBWEAK RTC_IRQHandler |
209 |
SECTION .text:CODE:REORDER(1) |
210 |
RTC_IRQHandler |
211 |
B RTC_IRQHandler |
212 |
|
213 |
PUBWEAK FLASH_IRQHandler |
214 |
SECTION .text:CODE:REORDER(1) |
215 |
FLASH_IRQHandler |
216 |
B FLASH_IRQHandler |
217 |
|
218 |
PUBWEAK RCC_IRQHandler |
219 |
SECTION .text:CODE:REORDER(1) |
220 |
RCC_IRQHandler |
221 |
B RCC_IRQHandler |
222 |
|
223 |
PUBWEAK EXTI0_IRQHandler |
224 |
SECTION .text:CODE:REORDER(1) |
225 |
EXTI0_IRQHandler |
226 |
B EXTI0_IRQHandler |
227 |
|
228 |
PUBWEAK EXTI1_IRQHandler |
229 |
SECTION .text:CODE:REORDER(1) |
230 |
EXTI1_IRQHandler |
231 |
B EXTI1_IRQHandler |
232 |
|
233 |
PUBWEAK EXTI2_IRQHandler |
234 |
SECTION .text:CODE:REORDER(1) |
235 |
EXTI2_IRQHandler |
236 |
B EXTI2_IRQHandler |
237 |
|
238 |
PUBWEAK EXTI3_IRQHandler |
239 |
SECTION .text:CODE:REORDER(1) |
240 |
EXTI3_IRQHandler |
241 |
B EXTI3_IRQHandler |
242 |
|
243 |
PUBWEAK EXTI4_IRQHandler |
244 |
SECTION .text:CODE:REORDER(1) |
245 |
EXTI4_IRQHandler |
246 |
B EXTI4_IRQHandler |
247 |
|
248 |
PUBWEAK DMA1_Channel1_IRQHandler |
249 |
SECTION .text:CODE:REORDER(1) |
250 |
DMA1_Channel1_IRQHandler |
251 |
B DMA1_Channel1_IRQHandler |
252 |
|
253 |
PUBWEAK DMA1_Channel2_IRQHandler |
254 |
SECTION .text:CODE:REORDER(1) |
255 |
DMA1_Channel2_IRQHandler |
256 |
B DMA1_Channel2_IRQHandler |
257 |
|
258 |
PUBWEAK DMA1_Channel3_IRQHandler |
259 |
SECTION .text:CODE:REORDER(1) |
260 |
DMA1_Channel3_IRQHandler |
261 |
B DMA1_Channel3_IRQHandler |
262 |
|
263 |
PUBWEAK DMA1_Channel4_IRQHandler |
264 |
SECTION .text:CODE:REORDER(1) |
265 |
DMA1_Channel4_IRQHandler |
266 |
B DMA1_Channel4_IRQHandler |
267 |
|
268 |
PUBWEAK DMA1_Channel5_IRQHandler |
269 |
SECTION .text:CODE:REORDER(1) |
270 |
DMA1_Channel5_IRQHandler |
271 |
B DMA1_Channel5_IRQHandler |
272 |
|
273 |
PUBWEAK DMA1_Channel6_IRQHandler |
274 |
SECTION .text:CODE:REORDER(1) |
275 |
DMA1_Channel6_IRQHandler |
276 |
B DMA1_Channel6_IRQHandler |
277 |
|
278 |
PUBWEAK DMA1_Channel7_IRQHandler |
279 |
SECTION .text:CODE:REORDER(1) |
280 |
DMA1_Channel7_IRQHandler |
281 |
B DMA1_Channel7_IRQHandler |
282 |
|
283 |
PUBWEAK ADC1_2_IRQHandler |
284 |
SECTION .text:CODE:REORDER(1) |
285 |
ADC1_2_IRQHandler |
286 |
B ADC1_2_IRQHandler |
287 |
|
288 |
PUBWEAK USB_HP_CAN1_TX_IRQHandler |
289 |
SECTION .text:CODE:REORDER(1) |
290 |
USB_HP_CAN1_TX_IRQHandler |
291 |
B USB_HP_CAN1_TX_IRQHandler |
292 |
|
293 |
PUBWEAK USB_LP_CAN1_RX0_IRQHandler |
294 |
SECTION .text:CODE:REORDER(1) |
295 |
USB_LP_CAN1_RX0_IRQHandler |
296 |
B USB_LP_CAN1_RX0_IRQHandler |
297 |
|
298 |
PUBWEAK CAN1_RX1_IRQHandler |
299 |
SECTION .text:CODE:REORDER(1) |
300 |
CAN1_RX1_IRQHandler |
301 |
B CAN1_RX1_IRQHandler |
302 |
|
303 |
PUBWEAK CAN1_SCE_IRQHandler |
304 |
SECTION .text:CODE:REORDER(1) |
305 |
CAN1_SCE_IRQHandler |
306 |
B CAN1_SCE_IRQHandler |
307 |
|
308 |
PUBWEAK EXTI9_5_IRQHandler |
309 |
SECTION .text:CODE:REORDER(1) |
310 |
EXTI9_5_IRQHandler |
311 |
B EXTI9_5_IRQHandler |
312 |
|
313 |
PUBWEAK TIM1_BRK_TIM9_IRQHandler |
314 |
SECTION .text:CODE:REORDER(1) |
315 |
TIM1_BRK_TIM9_IRQHandler |
316 |
B TIM1_BRK_TIM9_IRQHandler |
317 |
|
318 |
PUBWEAK TIM1_UP_TIM10_IRQHandler |
319 |
SECTION .text:CODE:REORDER(1) |
320 |
TIM1_UP_TIM10_IRQHandler |
321 |
B TIM1_UP_TIM10_IRQHandler |
322 |
|
323 |
PUBWEAK TIM1_TRG_COM_TIM11_IRQHandler |
324 |
SECTION .text:CODE:REORDER(1) |
325 |
TIM1_TRG_COM_TIM11_IRQHandler |
326 |
B TIM1_TRG_COM_TIM11_IRQHandler |
327 |
|
328 |
PUBWEAK TIM1_CC_IRQHandler |
329 |
SECTION .text:CODE:REORDER(1) |
330 |
TIM1_CC_IRQHandler |
331 |
B TIM1_CC_IRQHandler |
332 |
|
333 |
PUBWEAK TIM2_IRQHandler |
334 |
SECTION .text:CODE:REORDER(1) |
335 |
TIM2_IRQHandler |
336 |
B TIM2_IRQHandler |
337 |
|
338 |
PUBWEAK TIM3_IRQHandler |
339 |
SECTION .text:CODE:REORDER(1) |
340 |
TIM3_IRQHandler |
341 |
B TIM3_IRQHandler |
342 |
|
343 |
PUBWEAK TIM4_IRQHandler |
344 |
SECTION .text:CODE:REORDER(1) |
345 |
TIM4_IRQHandler |
346 |
B TIM4_IRQHandler |
347 |
|
348 |
PUBWEAK I2C1_EV_IRQHandler |
349 |
SECTION .text:CODE:REORDER(1) |
350 |
I2C1_EV_IRQHandler |
351 |
B I2C1_EV_IRQHandler |
352 |
|
353 |
PUBWEAK I2C1_ER_IRQHandler |
354 |
SECTION .text:CODE:REORDER(1) |
355 |
I2C1_ER_IRQHandler |
356 |
B I2C1_ER_IRQHandler |
357 |
|
358 |
PUBWEAK I2C2_EV_IRQHandler |
359 |
SECTION .text:CODE:REORDER(1) |
360 |
I2C2_EV_IRQHandler |
361 |
B I2C2_EV_IRQHandler |
362 |
|
363 |
PUBWEAK I2C2_ER_IRQHandler |
364 |
SECTION .text:CODE:REORDER(1) |
365 |
I2C2_ER_IRQHandler |
366 |
B I2C2_ER_IRQHandler |
367 |
|
368 |
PUBWEAK SPI1_IRQHandler |
369 |
SECTION .text:CODE:REORDER(1) |
370 |
SPI1_IRQHandler |
371 |
B SPI1_IRQHandler |
372 |
|
373 |
PUBWEAK SPI2_IRQHandler |
374 |
SECTION .text:CODE:REORDER(1) |
375 |
SPI2_IRQHandler |
376 |
B SPI2_IRQHandler |
377 |
|
378 |
PUBWEAK USART1_IRQHandler |
379 |
SECTION .text:CODE:REORDER(1) |
380 |
USART1_IRQHandler |
381 |
B USART1_IRQHandler |
382 |
|
383 |
PUBWEAK USART2_IRQHandler |
384 |
SECTION .text:CODE:REORDER(1) |
385 |
USART2_IRQHandler |
386 |
B USART2_IRQHandler |
387 |
|
388 |
PUBWEAK USART3_IRQHandler |
389 |
SECTION .text:CODE:REORDER(1) |
390 |
USART3_IRQHandler |
391 |
B USART3_IRQHandler |
392 |
|
393 |
PUBWEAK EXTI15_10_IRQHandler |
394 |
SECTION .text:CODE:REORDER(1) |
395 |
EXTI15_10_IRQHandler |
396 |
B EXTI15_10_IRQHandler |
397 |
|
398 |
PUBWEAK RTCAlarm_IRQHandler |
399 |
SECTION .text:CODE:REORDER(1) |
400 |
RTCAlarm_IRQHandler |
401 |
B RTCAlarm_IRQHandler |
402 |
|
403 |
PUBWEAK USBWakeUp_IRQHandler |
404 |
SECTION .text:CODE:REORDER(1) |
405 |
USBWakeUp_IRQHandler |
406 |
B USBWakeUp_IRQHandler |
407 |
|
408 |
PUBWEAK TIM8_BRK_TIM12_IRQHandler |
409 |
SECTION .text:CODE:REORDER(1) |
410 |
TIM8_BRK_TIM12_IRQHandler |
411 |
B TIM8_BRK_TIM12_IRQHandler |
412 |
|
413 |
PUBWEAK TIM8_UP_TIM13_IRQHandler |
414 |
SECTION .text:CODE:REORDER(1) |
415 |
TIM8_UP_TIM13_IRQHandler |
416 |
B TIM8_UP_TIM13_IRQHandler |
417 |
|
418 |
PUBWEAK TIM8_TRG_COM_TIM14_IRQHandler |
419 |
SECTION .text:CODE:REORDER(1) |
420 |
TIM8_TRG_COM_TIM14_IRQHandler |
421 |
B TIM8_TRG_COM_TIM14_IRQHandler |
422 |
|
423 |
PUBWEAK TIM8_CC_IRQHandler |
424 |
SECTION .text:CODE:REORDER(1) |
425 |
TIM8_CC_IRQHandler |
426 |
B TIM8_CC_IRQHandler |
427 |
|
428 |
PUBWEAK ADC3_IRQHandler |
429 |
SECTION .text:CODE:REORDER(1) |
430 |
ADC3_IRQHandler |
431 |
B ADC3_IRQHandler |
432 |
|
433 |
PUBWEAK FSMC_IRQHandler |
434 |
SECTION .text:CODE:REORDER(1) |
435 |
FSMC_IRQHandler |
436 |
B FSMC_IRQHandler |
437 |
|
438 |
PUBWEAK SDIO_IRQHandler |
439 |
SECTION .text:CODE:REORDER(1) |
440 |
SDIO_IRQHandler |
441 |
B SDIO_IRQHandler |
442 |
|
443 |
PUBWEAK TIM5_IRQHandler |
444 |
SECTION .text:CODE:REORDER(1) |
445 |
TIM5_IRQHandler |
446 |
B TIM5_IRQHandler |
447 |
|
448 |
PUBWEAK SPI3_IRQHandler |
449 |
SECTION .text:CODE:REORDER(1) |
450 |
SPI3_IRQHandler |
451 |
B SPI3_IRQHandler |
452 |
|
453 |
PUBWEAK UART4_IRQHandler |
454 |
SECTION .text:CODE:REORDER(1) |
455 |
UART4_IRQHandler |
456 |
B UART4_IRQHandler |
457 |
|
458 |
PUBWEAK UART5_IRQHandler |
459 |
SECTION .text:CODE:REORDER(1) |
460 |
UART5_IRQHandler |
461 |
B UART5_IRQHandler |
462 |
|
463 |
PUBWEAK TIM6_IRQHandler |
464 |
SECTION .text:CODE:REORDER(1) |
465 |
TIM6_IRQHandler |
466 |
B TIM6_IRQHandler |
467 |
|
468 |
PUBWEAK TIM7_IRQHandler |
469 |
SECTION .text:CODE:REORDER(1) |
470 |
TIM7_IRQHandler |
471 |
B TIM7_IRQHandler |
472 |
|
473 |
PUBWEAK DMA2_Channel1_IRQHandler |
474 |
SECTION .text:CODE:REORDER(1) |
475 |
DMA2_Channel1_IRQHandler |
476 |
B DMA2_Channel1_IRQHandler |
477 |
|
478 |
PUBWEAK DMA2_Channel2_IRQHandler |
479 |
SECTION .text:CODE:REORDER(1) |
480 |
DMA2_Channel2_IRQHandler |
481 |
B DMA2_Channel2_IRQHandler |
482 |
|
483 |
PUBWEAK DMA2_Channel3_IRQHandler |
484 |
SECTION .text:CODE:REORDER(1) |
485 |
DMA2_Channel3_IRQHandler |
486 |
B DMA2_Channel3_IRQHandler |
487 |
|
488 |
PUBWEAK DMA2_Channel4_5_IRQHandler |
489 |
SECTION .text:CODE:REORDER(1) |
490 |
DMA2_Channel4_5_IRQHandler |
491 |
B DMA2_Channel4_5_IRQHandler |
492 |
|
493 |
|
494 |
END |
495 |
|
496 |
/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ |