63 |
63 |
* @brief Registers.
|
64 |
64 |
*/
|
65 |
65 |
typedef enum {
|
66 |
|
P9221R_LLD_REGISTER_PARTNUMBER = 0x00,
|
67 |
|
P9221R_LLD_REGISTER_INTERRUPTENABLE = 0x38,
|
|
66 |
P9221R_LLD_REGISTER_PARTNUMBER = 0x0000,
|
|
67 |
P9221R_LLD_REGISTER_INTERRUPTENABLE = 0x0038,
|
68 |
68 |
// Writeable Registers
|
69 |
|
P9221R_LLD_REGISTER_BATTERY_STATUS_SENT = 0x3A,
|
70 |
|
P9221R_LLD_REGISTER_END_POWER_TRANSFER = 0x3B,
|
|
69 |
P9221R_LLD_REGISTER_BATTERY_STATUS_SENT = 0x003A,
|
|
70 |
P9221R_LLD_REGISTER_END_POWER_TRANSFER = 0x003B,
|
71 |
71 |
// Read-Only Registers
|
72 |
|
P9221R_LLD_REGISTER_OUTPUT_VOLTAGE_LSB = 0x3C,
|
73 |
|
P9221R_LLD_REGISTER_OUTPUT_VOLTAGE_MSB = 0x3D,
|
74 |
|
P9221R_LLD_REGISTER_IOUT_CURRENT_LSB = 0x44,
|
75 |
|
P9221R_LLD_REGISTER_IOUT_CURRENT_MSB = 0x45,
|
76 |
|
P9221R_LLD_REGISTER_OPERATING_FREQUENCY_MSB = 0x48,
|
77 |
|
P9221R_LLD_REGISTER_OPERATING_FREQUENCY_LSB = 0x49,
|
78 |
|
P9221R_LLD_REGISTER_ALIGNMENT_X = 0x4B,
|
79 |
|
P9221R_LLD_REGISTER_ALIGNMENT_Y = 0x4C,
|
|
72 |
P9221R_LLD_REGISTER_OUTPUT_VOLTAGE_LSB = 0x003C,
|
|
73 |
P9221R_LLD_REGISTER_OUTPUT_VOLTAGE_MSB = 0x003D,
|
|
74 |
P9221R_LLD_REGISTER_IOUT_CURRENT_LSB = 0x0044,
|
|
75 |
P9221R_LLD_REGISTER_IOUT_CURRENT_MSB = 0x0045,
|
|
76 |
P9221R_LLD_REGISTER_OPERATING_FREQUENCY_MSB = 0x0048,
|
|
77 |
P9221R_LLD_REGISTER_OPERATING_FREQUENCY_LSB = 0x0049,
|
|
78 |
P9221R_LLD_REGISTER_ALIGNMENT_X = 0x004B,
|
|
79 |
P9221R_LLD_REGISTER_ALIGNMENT_Y = 0x004C,
|
80 |
80 |
} p9221r_lld_register_t;
|
81 |
81 |
|
82 |
82 |
|