Revision 10b520a8 modules/NUCLEO-F103RB/module.c
| modules/NUCLEO-F103RB/module.c | ||
|---|---|---|
| 199 | 199 |
|
| 200 | 200 |
#ifdef AMIROLLD_CFG_DW1000 |
| 201 | 201 |
|
| 202 |
/*! @brief entry point to the IRQn event in DW1000 module |
|
| 203 |
* |
|
| 204 |
* */ |
|
| 205 |
void process_deca_irq(void){
|
|
| 206 |
do{
|
|
| 207 |
dwt_isr(); |
|
| 208 |
//while IRS line active (ARM can only do edge sensitive interrupts) |
|
| 209 |
}while(port_CheckEXT_IRQ() == 1); |
|
| 210 |
} |
|
| 211 |
|
|
| 212 |
|
|
| 213 |
/*! @brief Check the current value of GPIO pin and return the value */ |
|
| 214 |
apalGpioState_t port_CheckEXT_IRQ(void) {
|
|
| 215 |
apalGpioState_t val; |
|
| 216 |
apalGpioRead(moduleGpioDw1000Irqn.gpio, &val); |
|
| 217 |
return val; |
|
| 218 |
} |
|
| 219 |
|
|
| 220 |
|
|
| 221 | 202 |
/*! @brief TODO: Manual implementation of SPI configuration. Somehow, it is necessary in NUCLEO-F103RB */ |
| 222 | 203 |
void dw1000_spi_init(void){
|
| 223 | 204 |
palSetPadMode(GPIOB, GPIOB_PIN13, PAL_MODE_STM32_ALTERNATE_PUSHPULL); |
Also available in: Unified diff