Statistics
| Branch: | Tag: | Revision:

amiro-os / modules / NUCLEO-F767ZI / mcuconf.h @ 21e5be0b

History | View | Annotate | Download (17.8 KB)

1
/*
2
AMiRo-OS is an operating system designed for the Autonomous Mini Robot (AMiRo) platform.
3
Copyright (C) 2016..2019  Thomas Schöpping et al.
4

5
This program is free software: you can redistribute it and/or modify
6
it under the terms of the GNU General Public License as published by
7
the Free Software Foundation, either version 3 of the License, or
8
(at your option) any later version.
9

10
This program is distributed in the hope that it will be useful,
11
but WITHOUT ANY WARRANTY; without even the implied warranty of
12
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
GNU General Public License for more details.
14

15
You should have received a copy of the GNU General Public License
16
along with this program.  If not, see <http://www.gnu.org/licenses/>.
17
*/
18

    
19
/*
20
 * STM32F7xx drivers configuration.
21
 * The following settings override the default settings present in
22
 * the various device driver implementation headers.
23
 * Note that the settings for each driver only have effect if the whole
24
 * driver is enabled in halconf.h.
25
 *
26
 * IRQ priorities:
27
 * 15...0       Lowest...Highest.
28
 *
29
 * DMA priorities:
30
 * 0...3        Lowest...Highest.
31
 */
32

    
33
#ifndef MCUCONF_H
34
#define MCUCONF_H
35

    
36
#define STM32F7xx_MCUCONF
37
#define STM32F765_MCUCONF
38
#define STM32F767_MCUCONF
39
#define STM32F777_MCUCONF
40
#define STM32F769_MCUCONF
41
#define STM32F779_MCUCONF
42

    
43
/*
44
 * HAL driver system settings.
45
 */
46
#define STM32_NO_INIT                       FALSE
47
#define STM32_PVD_ENABLE                    FALSE
48
#define STM32_PLS                           STM32_PLS_LEV0
49
#define STM32_BKPRAM_ENABLE                 FALSE
50
#define STM32_HSI_ENABLED                   TRUE
51
#define STM32_LSI_ENABLED                   FALSE
52
#define STM32_HSE_ENABLED                   TRUE
53
#define STM32_LSE_ENABLED                   TRUE
54
#define STM32_CLOCK48_REQUIRED              TRUE
55
#define STM32_SW                            STM32_SW_PLL
56
#define STM32_PLLSRC                        STM32_PLLSRC_HSE
57
#define STM32_PLLM_VALUE                    8
58
#define STM32_PLLN_VALUE                    432
59
#define STM32_PLLP_VALUE                    2
60
#define STM32_PLLQ_VALUE                    9
61
#define STM32_HPRE                          STM32_HPRE_DIV1
62
#define STM32_PPRE1                         STM32_PPRE1_DIV4
63
#define STM32_PPRE2                         STM32_PPRE2_DIV2
64
#define STM32_RTCSEL                        STM32_RTCSEL_LSE
65
#define STM32_RTCPRE_VALUE                  25
66
#define STM32_MCO1SEL                       STM32_MCO1SEL_HSI
67
#define STM32_MCO1PRE                       STM32_MCO1PRE_DIV1
68
#define STM32_MCO2SEL                       STM32_MCO2SEL_SYSCLK
69
#define STM32_MCO2PRE                       STM32_MCO2PRE_DIV4
70
#define STM32_I2SSRC                        STM32_I2SSRC_OFF
71
#define STM32_PLLI2SN_VALUE                 192
72
#define STM32_PLLI2SP_VALUE                 4
73
#define STM32_PLLI2SQ_VALUE                 4
74
#define STM32_PLLI2SR_VALUE                 4
75
#define STM32_PLLI2SDIVQ_VALUE              2
76
#define STM32_PLLSAIN_VALUE                 192
77
#define STM32_PLLSAIP_VALUE                 4
78
#define STM32_PLLSAIQ_VALUE                 4
79
#define STM32_PLLSAIR_VALUE                 4
80
#define STM32_PLLSAIDIVQ_VALUE              2
81
#define STM32_PLLSAIDIVR_VALUE              2
82
#define STM32_SAI1SEL                       STM32_SAI1SEL_OFF
83
#define STM32_SAI2SEL                       STM32_SAI2SEL_OFF
84
#define STM32_LCDTFT_REQUIRED               FALSE
85
#define STM32_USART1SEL                     STM32_USART1SEL_PCLK2
86
#define STM32_USART2SEL                     STM32_USART2SEL_PCLK1
87
#define STM32_USART3SEL                     STM32_USART3SEL_PCLK1
88
#define STM32_UART4SEL                      STM32_UART4SEL_PCLK1
89
#define STM32_UART5SEL                      STM32_UART5SEL_PCLK1
90
#define STM32_USART6SEL                     STM32_USART6SEL_PCLK2
91
#define STM32_UART7SEL                      STM32_UART7SEL_PCLK1
92
#define STM32_UART8SEL                      STM32_UART8SEL_PCLK1
93
#define STM32_I2C1SEL                       STM32_I2C1SEL_PCLK1
94
#define STM32_I2C2SEL                       STM32_I2C2SEL_PCLK1
95
#define STM32_I2C3SEL                       STM32_I2C3SEL_PCLK1
96
#define STM32_I2C4SEL                       STM32_I2C4SEL_PCLK1
97
#define STM32_LPTIM1SEL                     STM32_LPTIM1SEL_PCLK1
98
#define STM32_CECSEL                        STM32_CECSEL_LSE
99
#define STM32_CK48MSEL                      STM32_CK48MSEL_PLL
100
#define STM32_SDMMC1SEL                     STM32_SDMMC1SEL_PLL48CLK
101
#define STM32_SDMMC2SEL                     STM32_SDMMC2SEL_PLL48CLK
102
#define STM32_SRAM2_NOCACHE                 FALSE
103

    
104
/*
105
 * IRQ system settings.
106
 */
107
#define STM32_IRQ_EXTI0_PRIORITY            6
108
#define STM32_IRQ_EXTI1_PRIORITY            6
109
#define STM32_IRQ_EXTI2_PRIORITY            6
110
#define STM32_IRQ_EXTI3_PRIORITY            6
111
#define STM32_IRQ_EXTI4_PRIORITY            6
112
#define STM32_IRQ_EXTI5_9_PRIORITY          6
113
#define STM32_IRQ_EXTI10_15_PRIORITY        6
114
#define STM32_IRQ_EXTI16_PRIORITY           6
115
#define STM32_IRQ_EXTI17_PRIORITY           15
116
#define STM32_IRQ_EXTI18_PRIORITY           6
117
#define STM32_IRQ_EXTI19_PRIORITY           6
118
#define STM32_IRQ_EXTI20_PRIORITY           6
119
#define STM32_IRQ_EXTI21_PRIORITY           15
120
#define STM32_IRQ_EXTI22_PRIORITY           15
121

    
122
/*
123
 * ADC driver system settings.
124
 */
125
#define STM32_ADC_ADCPRE                    ADC_CCR_ADCPRE_DIV4
126
#define STM32_ADC_USE_ADC1                  FALSE
127
#define STM32_ADC_USE_ADC2                  FALSE
128
#define STM32_ADC_USE_ADC3                  FALSE
129
#define STM32_ADC_ADC1_DMA_STREAM           STM32_DMA_STREAM_ID(2, 4)
130
#define STM32_ADC_ADC2_DMA_STREAM           STM32_DMA_STREAM_ID(2, 2)
131
#define STM32_ADC_ADC3_DMA_STREAM           STM32_DMA_STREAM_ID(2, 1)
132
#define STM32_ADC_ADC1_DMA_PRIORITY         2
133
#define STM32_ADC_ADC2_DMA_PRIORITY         2
134
#define STM32_ADC_ADC3_DMA_PRIORITY         2
135
#define STM32_ADC_IRQ_PRIORITY              6
136
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY     6
137
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY     6
138
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY     6
139

    
140
/*
141
 * CAN driver system settings.
142
 */
143
#define STM32_CAN_USE_CAN1                  FALSE
144
#define STM32_CAN_USE_CAN2                  FALSE
145
#define STM32_CAN_USE_CAN3                  FALSE
146
#define STM32_CAN_CAN1_IRQ_PRIORITY         11
147
#define STM32_CAN_CAN2_IRQ_PRIORITY         11
148
#define STM32_CAN_CAN3_IRQ_PRIORITY         11
149

    
150
/*
151
 * DAC driver system settings.
152
 */
153
#define STM32_DAC_DUAL_MODE                 FALSE
154
#define STM32_DAC_USE_DAC1_CH1              FALSE
155
#define STM32_DAC_USE_DAC1_CH2              FALSE
156
#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY     10
157
#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY     10
158
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY     2
159
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY     2
160
#define STM32_DAC_DAC1_CH1_DMA_STREAM       STM32_DMA_STREAM_ID(1, 5)
161
#define STM32_DAC_DAC1_CH2_DMA_STREAM       STM32_DMA_STREAM_ID(1, 6)
162

    
163
/*
164
 * GPT driver system settings.
165
 */
166
#define STM32_GPT_USE_TIM1                  FALSE
167
#define STM32_GPT_USE_TIM2                  FALSE
168
#define STM32_GPT_USE_TIM3                  FALSE
169
#define STM32_GPT_USE_TIM4                  FALSE
170
#define STM32_GPT_USE_TIM5                  FALSE
171
#define STM32_GPT_USE_TIM6                  FALSE
172
#define STM32_GPT_USE_TIM7                  FALSE
173
#define STM32_GPT_USE_TIM8                  FALSE
174
#define STM32_GPT_USE_TIM9                  FALSE
175
#define STM32_GPT_USE_TIM11                 FALSE
176
#define STM32_GPT_USE_TIM12                 FALSE
177
#define STM32_GPT_USE_TIM14                 FALSE
178
#define STM32_GPT_TIM1_IRQ_PRIORITY         7
179
#define STM32_GPT_TIM2_IRQ_PRIORITY         7
180
#define STM32_GPT_TIM3_IRQ_PRIORITY         7
181
#define STM32_GPT_TIM4_IRQ_PRIORITY         7
182
#define STM32_GPT_TIM5_IRQ_PRIORITY         7
183
#define STM32_GPT_TIM6_IRQ_PRIORITY         7
184
#define STM32_GPT_TIM7_IRQ_PRIORITY         7
185
#define STM32_GPT_TIM8_IRQ_PRIORITY         7
186
#define STM32_GPT_TIM9_IRQ_PRIORITY         7
187
#define STM32_GPT_TIM11_IRQ_PRIORITY        7
188
#define STM32_GPT_TIM12_IRQ_PRIORITY        7
189
#define STM32_GPT_TIM14_IRQ_PRIORITY        7
190

    
191
/*
192
 * I2C driver system settings.
193
 */
194
#define STM32_I2C_USE_I2C1                  FALSE
195
#define STM32_I2C_USE_I2C2                  FALSE
196
#define STM32_I2C_USE_I2C3                  FALSE
197
#define STM32_I2C_USE_I2C4                  FALSE
198
#define STM32_I2C_BUSY_TIMEOUT              50
199
#define STM32_I2C_I2C1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
200
#define STM32_I2C_I2C1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
201
#define STM32_I2C_I2C2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
202
#define STM32_I2C_I2C2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
203
#define STM32_I2C_I2C3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
204
#define STM32_I2C_I2C3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
205
#define STM32_I2C_I2C4_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
206
#define STM32_I2C_I2C4_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 6)
207
#define STM32_I2C_I2C1_IRQ_PRIORITY         5
208
#define STM32_I2C_I2C2_IRQ_PRIORITY         5
209
#define STM32_I2C_I2C3_IRQ_PRIORITY         5
210
#define STM32_I2C_I2C4_IRQ_PRIORITY         5
211
#define STM32_I2C_I2C1_DMA_PRIORITY         3
212
#define STM32_I2C_I2C2_DMA_PRIORITY         3
213
#define STM32_I2C_I2C3_DMA_PRIORITY         3
214
#define STM32_I2C_I2C4_DMA_PRIORITY         3
215
#define STM32_I2C_DMA_ERROR_HOOK(i2cp)      osalSysHalt("DMA failure")
216

    
217
/*
218
 * ICU driver system settings.
219
 */
220
#define STM32_ICU_USE_TIM1                  FALSE
221
#define STM32_ICU_USE_TIM2                  FALSE
222
#define STM32_ICU_USE_TIM3                  FALSE
223
#define STM32_ICU_USE_TIM4                  FALSE
224
#define STM32_ICU_USE_TIM5                  FALSE
225
#define STM32_ICU_USE_TIM8                  FALSE
226
#define STM32_ICU_USE_TIM9                  FALSE
227
#define STM32_ICU_TIM1_IRQ_PRIORITY         7
228
#define STM32_ICU_TIM2_IRQ_PRIORITY         7
229
#define STM32_ICU_TIM3_IRQ_PRIORITY         7
230
#define STM32_ICU_TIM4_IRQ_PRIORITY         7
231
#define STM32_ICU_TIM5_IRQ_PRIORITY         7
232
#define STM32_ICU_TIM8_IRQ_PRIORITY         7
233
#define STM32_ICU_TIM9_IRQ_PRIORITY         7
234

    
235
/*
236
 * MAC driver system settings.
237
 */
238
#define STM32_MAC_TRANSMIT_BUFFERS          2
239
#define STM32_MAC_RECEIVE_BUFFERS           4
240
#define STM32_MAC_BUFFERS_SIZE              1522
241
#define STM32_MAC_PHY_TIMEOUT               100
242
#define STM32_MAC_ETH1_CHANGE_PHY_STATE     TRUE
243
#define STM32_MAC_ETH1_IRQ_PRIORITY         13
244
#define STM32_MAC_IP_CHECKSUM_OFFLOAD       0
245

    
246
/*
247
 * PWM driver system settings.
248
 */
249
#define STM32_PWM_USE_ADVANCED              FALSE
250
#define STM32_PWM_USE_TIM1                  FALSE
251
#define STM32_PWM_USE_TIM2                  FALSE
252
#define STM32_PWM_USE_TIM3                  FALSE
253
#define STM32_PWM_USE_TIM4                  FALSE
254
#define STM32_PWM_USE_TIM5                  FALSE
255
#define STM32_PWM_USE_TIM8                  FALSE
256
#define STM32_PWM_USE_TIM9                  FALSE
257
#define STM32_PWM_TIM1_IRQ_PRIORITY         7
258
#define STM32_PWM_TIM2_IRQ_PRIORITY         7
259
#define STM32_PWM_TIM3_IRQ_PRIORITY         7
260
#define STM32_PWM_TIM4_IRQ_PRIORITY         7
261
#define STM32_PWM_TIM5_IRQ_PRIORITY         7
262
#define STM32_PWM_TIM8_IRQ_PRIORITY         7
263
#define STM32_PWM_TIM9_IRQ_PRIORITY         7
264

    
265
/*
266
 * RTC driver system settings.
267
 */
268
#define STM32_RTC_PRESA_VALUE               32
269
#define STM32_RTC_PRESS_VALUE               1024
270
#define STM32_RTC_CR_INIT                   0
271
#define STM32_RTC_TAMPCR_INIT               0
272

    
273
/*
274
 * SDC driver system settings.
275
 */
276
#define STM32_SDC_USE_SDMMC1                FALSE
277
#define STM32_SDC_USE_SDMMC2                FALSE
278
#define STM32_SDC_SDMMC_UNALIGNED_SUPPORT   TRUE
279
#define STM32_SDC_SDMMC_WRITE_TIMEOUT       1000
280
#define STM32_SDC_SDMMC_READ_TIMEOUT        1000
281
#define STM32_SDC_SDMMC_CLOCK_DELAY         10
282
#define STM32_SDC_SDMMC1_DMA_STREAM         STM32_DMA_STREAM_ID(2, 3)
283
#define STM32_SDC_SDMMC2_DMA_STREAM         STM32_DMA_STREAM_ID(2, 0)
284
#define STM32_SDC_SDMMC1_DMA_PRIORITY       3
285
#define STM32_SDC_SDMMC2_DMA_PRIORITY       3
286
#define STM32_SDC_SDMMC1_IRQ_PRIORITY       9
287
#define STM32_SDC_SDMMC2_IRQ_PRIORITY       9
288

    
289
/*
290
 * SERIAL driver system settings.
291
 */
292
#define STM32_SERIAL_USE_USART1             FALSE
293
#define STM32_SERIAL_USE_USART2             FALSE
294
#define STM32_SERIAL_USE_USART3             TRUE
295
#define STM32_SERIAL_USE_UART4              FALSE
296
#define STM32_SERIAL_USE_UART5              FALSE
297
#define STM32_SERIAL_USE_USART6             FALSE
298
#define STM32_SERIAL_USE_UART7              FALSE
299
#define STM32_SERIAL_USE_UART8              FALSE
300
#define STM32_SERIAL_USART1_PRIORITY        12
301
#define STM32_SERIAL_USART2_PRIORITY        12
302
#define STM32_SERIAL_USART3_PRIORITY        12
303
#define STM32_SERIAL_UART4_PRIORITY         12
304
#define STM32_SERIAL_UART5_PRIORITY         12
305
#define STM32_SERIAL_USART6_PRIORITY        12
306
#define STM32_SERIAL_UART7_PRIORITY         12
307
#define STM32_SERIAL_UART8_PRIORITY         12
308

    
309
/*
310
 * SPI driver system settings.
311
 */
312
#define STM32_SPI_USE_SPI1                  FALSE
313
#define STM32_SPI_USE_SPI2                  FALSE
314
#define STM32_SPI_USE_SPI3                  FALSE
315
#define STM32_SPI_USE_SPI4                  FALSE
316
#define STM32_SPI_USE_SPI5                  FALSE
317
#define STM32_SPI_USE_SPI6                  FALSE
318
#define STM32_SPI_SPI1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 0)
319
#define STM32_SPI_SPI1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 3)
320
#define STM32_SPI_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 3)
321
#define STM32_SPI_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
322
#define STM32_SPI_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
323
#define STM32_SPI_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
324
#define STM32_SPI_SPI4_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 0)
325
#define STM32_SPI_SPI4_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 1)
326
#define STM32_SPI_SPI5_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 3)
327
#define STM32_SPI_SPI5_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 4)
328
#define STM32_SPI_SPI6_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 6)
329
#define STM32_SPI_SPI6_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 5)
330
#define STM32_SPI_SPI1_DMA_PRIORITY         1
331
#define STM32_SPI_SPI2_DMA_PRIORITY         1
332
#define STM32_SPI_SPI3_DMA_PRIORITY         1
333
#define STM32_SPI_SPI4_DMA_PRIORITY         1
334
#define STM32_SPI_SPI5_DMA_PRIORITY         1
335
#define STM32_SPI_SPI6_DMA_PRIORITY         1
336
#define STM32_SPI_SPI1_IRQ_PRIORITY         10
337
#define STM32_SPI_SPI2_IRQ_PRIORITY         10
338
#define STM32_SPI_SPI3_IRQ_PRIORITY         10
339
#define STM32_SPI_SPI4_IRQ_PRIORITY         10
340
#define STM32_SPI_SPI5_IRQ_PRIORITY         10
341
#define STM32_SPI_SPI6_IRQ_PRIORITY         10
342
#define STM32_SPI_DMA_ERROR_HOOK(spip)      osalSysHalt("DMA failure")
343

    
344
/*
345
 * ST driver system settings.
346
 */
347
#define STM32_ST_IRQ_PRIORITY               8
348
#define STM32_ST_USE_TIMER                  2
349

    
350
/*
351
 * UART driver system settings.
352
 */
353
#define STM32_UART_USE_USART1               FALSE
354
#define STM32_UART_USE_USART2               FALSE
355
#define STM32_UART_USE_USART3               FALSE
356
#define STM32_UART_USE_UART4                FALSE
357
#define STM32_UART_USE_UART5                FALSE
358
#define STM32_UART_USE_USART6               FALSE
359
#define STM32_UART_USE_UART7                FALSE
360
#define STM32_UART_USE_UART8                FALSE
361
#define STM32_UART_USART1_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 5)
362
#define STM32_UART_USART1_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
363
#define STM32_UART_USART2_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 5)
364
#define STM32_UART_USART2_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 6)
365
#define STM32_UART_USART3_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 1)
366
#define STM32_UART_USART3_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 3)
367
#define STM32_UART_UART4_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 2)
368
#define STM32_UART_UART4_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 4)
369
#define STM32_UART_UART5_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 0)
370
#define STM32_UART_UART5_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 7)
371
#define STM32_UART_USART6_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 2)
372
#define STM32_UART_USART6_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
373
#define STM32_UART_UART7_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 3)
374
#define STM32_UART_UART7_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 1)
375
#define STM32_UART_UART8_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 6)
376
#define STM32_UART_UART8_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 0)
377
#define STM32_UART_USART1_IRQ_PRIORITY      12
378
#define STM32_UART_USART2_IRQ_PRIORITY      12
379
#define STM32_UART_USART3_IRQ_PRIORITY      12
380
#define STM32_UART_UART4_IRQ_PRIORITY       12
381
#define STM32_UART_UART5_IRQ_PRIORITY       12
382
#define STM32_UART_USART6_IRQ_PRIORITY      12
383
#define STM32_UART_UART7_IRQ_PRIORITY       12
384
#define STM32_UART_UART8_IRQ_PRIORITY       12
385
#define STM32_UART_USART1_DMA_PRIORITY      0
386
#define STM32_UART_USART2_DMA_PRIORITY      0
387
#define STM32_UART_USART3_DMA_PRIORITY      0
388
#define STM32_UART_UART4_DMA_PRIORITY       0
389
#define STM32_UART_UART5_DMA_PRIORITY       0
390
#define STM32_UART_USART6_DMA_PRIORITY      0
391
#define STM32_UART_UART7_DMA_PRIORITY       0
392
#define STM32_UART_UART8_DMA_PRIORITY       0
393
#define STM32_UART_DMA_ERROR_HOOK(uartp)    osalSysHalt("DMA failure")
394

    
395
/*
396
 * USB driver system settings.
397
 */
398
#define STM32_USB_USE_OTG1                  FALSE
399
#define STM32_USB_USE_OTG2                  FALSE
400
#define STM32_USB_OTG1_IRQ_PRIORITY         14
401
#define STM32_USB_OTG2_IRQ_PRIORITY         14
402
#define STM32_USB_OTG1_RX_FIFO_SIZE         512
403
#define STM32_USB_OTG2_RX_FIFO_SIZE         1024
404

    
405
/*
406
 * WDG driver system settings.
407
 */
408
#define STM32_WDG_USE_IWDG                  FALSE
409

    
410
/*
411
 * WSPI driver system settings.
412
 */
413
#define STM32_WSPI_USE_QUADSPI1             FALSE
414
#define STM32_WSPI_QUADSPI1_DMA_STREAM      STM32_DMA_STREAM_ID(2, 7)
415

    
416
#endif /* MCUCONF_H */