Revision 732a4657 modules/NUCLEO-L476RG/mcuconf.h
modules/NUCLEO-L476RG/mcuconf.h | ||
---|---|---|
16 | 16 |
along with this program. If not, see <http://www.gnu.org/licenses/>. |
17 | 17 |
*/ |
18 | 18 |
|
19 |
#ifndef MCUCONF_H |
|
20 |
#define MCUCONF_H |
|
21 |
|
|
22 | 19 |
/* |
23 |
* STM32L1xx drivers configuration.
|
|
20 |
* STM32L4xx drivers configuration.
|
|
24 | 21 |
* The following settings override the default settings present in |
25 | 22 |
* the various device driver implementation headers. |
26 | 23 |
* Note that the settings for each driver only have effect if the whole |
... | ... | |
33 | 30 |
* 0...3 Lowest...Highest. |
34 | 31 |
*/ |
35 | 32 |
|
33 |
#ifndef MCUCONF_H |
|
34 |
#define MCUCONF_H |
|
35 |
|
|
36 | 36 |
#define STM32L4xx_MCUCONF |
37 |
#define STM32L476_MCUCONF |
|
38 |
#define STM32L486_MCUCONF |
|
37 | 39 |
|
38 | 40 |
/* |
39 | 41 |
* HAL driver system settings. |
... | ... | |
47 | 49 |
#define STM32_HSE_ENABLED FALSE |
48 | 50 |
#define STM32_LSE_ENABLED TRUE |
49 | 51 |
#define STM32_MSIPLL_ENABLED TRUE |
50 |
#define STM32_ADC_CLOCK_ENABLED TRUE |
|
51 |
#define STM32_USB_CLOCK_ENABLED TRUE |
|
52 |
#define STM32_SAI1_CLOCK_ENABLED TRUE |
|
53 |
#define STM32_SAI2_CLOCK_ENABLED TRUE |
|
54 | 52 |
#define STM32_MSIRANGE STM32_MSIRANGE_4M |
55 | 53 |
#define STM32_MSISRANGE STM32_MSISRANGE_4M |
56 | 54 |
#define STM32_SW STM32_SW_PLL |
... | ... | |
74 | 72 |
#define STM32_PLLSAI2N_VALUE 72 |
75 | 73 |
#define STM32_PLLSAI2P_VALUE 7 |
76 | 74 |
#define STM32_PLLSAI2R_VALUE 6 |
75 |
|
|
76 |
/* |
|
77 |
* Peripherals clock sources. |
|
78 |
*/ |
|
77 | 79 |
#define STM32_USART1SEL STM32_USART1SEL_SYSCLK |
78 | 80 |
#define STM32_USART2SEL STM32_USART2SEL_SYSCLK |
79 | 81 |
#define STM32_USART3SEL STM32_USART3SEL_SYSCLK |
... | ... | |
108 | 110 |
#define STM32_IRQ_EXTI19_PRIORITY 6 |
109 | 111 |
#define STM32_IRQ_EXTI20_PRIORITY 6 |
110 | 112 |
#define STM32_IRQ_EXTI21_22_PRIORITY 15 |
113 |
#define STM32_IRQ_TIM1_BRK_TIM15_PRIORITY 7 |
|
114 |
#define STM32_IRQ_TIM1_UP_TIM16_PRIORITY 7 |
|
115 |
#define STM32_IRQ_TIM1_TRGCO_TIM17_PRIORITY 7 |
|
116 |
#define STM32_IRQ_TIM1_CC_PRIORITY 7 |
|
111 | 117 |
|
112 | 118 |
/* |
113 | 119 |
* ADC driver system settings. |
... | ... | |
116 | 122 |
#define STM32_ADC_COMPACT_SAMPLES FALSE |
117 | 123 |
#define STM32_ADC_USE_ADC1 FALSE |
118 | 124 |
#define STM32_ADC_USE_ADC2 FALSE |
119 |
#define STM32_ADC_USE_ADC3 TRUE // turned on
|
|
125 |
#define STM32_ADC_USE_ADC3 TRUE |
|
120 | 126 |
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(1, 1) |
121 | 127 |
#define STM32_ADC_ADC2_DMA_STREAM STM32_DMA_STREAM_ID(1, 2) |
122 | 128 |
#define STM32_ADC_ADC3_DMA_STREAM STM32_DMA_STREAM_ID(1, 3) |
... | ... | |
171 | 177 |
#define STM32_GPT_TIM6_IRQ_PRIORITY 7 |
172 | 178 |
#define STM32_GPT_TIM7_IRQ_PRIORITY 7 |
173 | 179 |
#define STM32_GPT_TIM8_IRQ_PRIORITY 7 |
174 |
#define STM32_GPT_TIM15_IRQ_PRIORITY 7 |
|
175 |
#define STM32_GPT_TIM16_IRQ_PRIORITY 7 |
|
176 |
#define STM32_GPT_TIM17_IRQ_PRIORITY 7 |
|
177 | 180 |
|
178 | 181 |
/* |
179 | 182 |
* I2C driver system settings. |
... | ... | |
205 | 208 |
#define STM32_ICU_USE_TIM4 FALSE |
206 | 209 |
#define STM32_ICU_USE_TIM5 FALSE |
207 | 210 |
#define STM32_ICU_USE_TIM8 FALSE |
211 |
#define STM32_ICU_USE_TIM15 FALSE |
|
208 | 212 |
#define STM32_ICU_TIM1_IRQ_PRIORITY 7 |
209 | 213 |
#define STM32_ICU_TIM2_IRQ_PRIORITY 7 |
210 | 214 |
#define STM32_ICU_TIM3_IRQ_PRIORITY 7 |
... | ... | |
222 | 226 |
#define STM32_PWM_USE_TIM4 FALSE |
223 | 227 |
#define STM32_PWM_USE_TIM5 FALSE |
224 | 228 |
#define STM32_PWM_USE_TIM8 FALSE |
229 |
#define STM32_PWM_USE_TIM15 FALSE |
|
230 |
#define STM32_PWM_USE_TIM16 FALSE |
|
231 |
#define STM32_PWM_USE_TIM17 FALSE |
|
225 | 232 |
#define STM32_PWM_TIM1_IRQ_PRIORITY 7 |
226 | 233 |
#define STM32_PWM_TIM2_IRQ_PRIORITY 7 |
227 | 234 |
#define STM32_PWM_TIM3_IRQ_PRIORITY 7 |
... | ... | |
230 | 237 |
#define STM32_PWM_TIM8_IRQ_PRIORITY 7 |
231 | 238 |
|
232 | 239 |
/* |
233 |
* QSPI driver system settings.
|
|
240 |
* RTC driver system settings.
|
|
234 | 241 |
*/ |
235 |
#define STM32_QSPI_USE_QUADSPI1 FALSE |
|
236 |
#define STM32_QSPI_QUADSPI1_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
|
242 |
#define STM32_RTC_PRESA_VALUE 32 |
|
243 |
#define STM32_RTC_PRESS_VALUE 1024 |
|
244 |
#define STM32_RTC_CR_INIT 0 |
|
245 |
#define STM32_RTC_TAMPCR_INIT 0 |
|
237 | 246 |
|
238 | 247 |
/* |
239 | 248 |
* SDC driver system settings. |
... | ... | |
253 | 262 |
#define STM32_SERIAL_USE_USART1 FALSE |
254 | 263 |
#define STM32_SERIAL_USE_USART2 TRUE |
255 | 264 |
#define STM32_SERIAL_USE_USART3 FALSE |
265 |
#define STM32_SERIAL_USE_UART4 FALSE |
|
266 |
#define STM32_SERIAL_USE_UART5 FALSE |
|
256 | 267 |
#define STM32_SERIAL_USE_LPUART1 FALSE |
257 | 268 |
#define STM32_SERIAL_USART1_PRIORITY 12 |
258 | 269 |
#define STM32_SERIAL_USART2_PRIORITY 12 |
259 | 270 |
#define STM32_SERIAL_USART3_PRIORITY 12 |
271 |
#define STM32_SERIAL_UART4_PRIORITY 12 |
|
272 |
#define STM32_SERIAL_UART5_PRIORITY 12 |
|
260 | 273 |
#define STM32_SERIAL_LPUART1_PRIORITY 12 |
261 | 274 |
|
262 | 275 |
/* |
... | ... | |
286 | 299 |
#define STM32_ST_USE_TIMER 2 |
287 | 300 |
|
288 | 301 |
/* |
302 |
* TRNG driver system settings. |
|
303 |
*/ |
|
304 |
#define STM32_TRNG_USE_RNG1 FALSE |
|
305 |
|
|
306 |
/* |
|
289 | 307 |
* UART driver system settings. |
290 | 308 |
*/ |
291 | 309 |
#define STM32_UART_USE_USART1 FALSE |
... | ... | |
293 | 311 |
#define STM32_UART_USE_USART3 FALSE |
294 | 312 |
#define STM32_UART_USE_UART4 FALSE |
295 | 313 |
#define STM32_UART_USE_UART5 FALSE |
296 |
#define STM32_UART_USE_LPUART1 FALSE |
|
297 | 314 |
#define STM32_UART_USART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
298 | 315 |
#define STM32_UART_USART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 6) |
299 | 316 |
#define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6) |
... | ... | |
304 | 321 |
#define STM32_UART_UART4_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 3) |
305 | 322 |
#define STM32_UART_UART5_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 2) |
306 | 323 |
#define STM32_UART_UART5_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 1) |
307 |
#define STM32_UART_LPUART1_RX_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
|
308 |
#define STM32_UART_LPUART1_TX_DMA_STREAM STM32_DMA_STREAM_ID(2, 6) |
|
309 | 324 |
#define STM32_UART_USART1_IRQ_PRIORITY 12 |
310 | 325 |
#define STM32_UART_USART2_IRQ_PRIORITY 12 |
311 | 326 |
#define STM32_UART_USART3_IRQ_PRIORITY 12 |
... | ... | |
316 | 331 |
#define STM32_UART_USART3_DMA_PRIORITY 0 |
317 | 332 |
#define STM32_UART_UART4_DMA_PRIORITY 0 |
318 | 333 |
#define STM32_UART_UART5_DMA_PRIORITY 0 |
319 |
#define STM32_UART_LPUART1_DMA_PRIORITY 0 |
|
320 | 334 |
#define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure") |
321 | 335 |
|
322 | 336 |
/* |
... | ... | |
325 | 339 |
#define STM32_USB_USE_OTG1 FALSE |
326 | 340 |
#define STM32_USB_OTG1_IRQ_PRIORITY 14 |
327 | 341 |
#define STM32_USB_OTG1_RX_FIFO_SIZE 512 |
328 |
#define STM32_USB_OTG_THREAD_PRIO LOWPRIO |
|
329 |
#define STM32_USB_OTG_THREAD_STACK_SIZE 128 |
|
330 |
#define STM32_USB_OTGFIFO_FILL_BASEPRI 0 |
|
331 | 342 |
|
332 | 343 |
/* |
333 | 344 |
* WDG driver system settings. |
... | ... | |
335 | 346 |
#define STM32_WDG_USE_IWDG FALSE |
336 | 347 |
|
337 | 348 |
/* |
338 |
* QEI driver system settings.
|
|
349 |
* WSPI driver system settings.
|
|
339 | 350 |
*/ |
340 |
#define STM32_QEI_USE_TIM1 FALSE |
|
341 |
#define STM32_QEI_USE_TIM2 FALSE |
|
342 |
#define STM32_QEI_USE_TIM3 FALSE |
|
343 |
#define STM32_QEI_USE_TIM4 FALSE |
|
344 |
#define STM32_QEI_USE_TIM5 FALSE |
|
345 |
#define STM32_QEI_USE_TIM8 FALSE |
|
351 |
#define STM32_WSPI_USE_QUADSPI1 FALSE |
|
352 |
#define STM32_WSPI_QUADSPI1_DMA_STREAM STM32_DMA_STREAM_ID(2, 7) |
|
346 | 353 |
|
347 | 354 |
#endif /* MCUCONF_H */ |
Also available in: Unified diff