Statistics
| Branch: | Tag: | Revision:

amiro-os / modules / STM32F407G-DISC1 / mcuconf.h @ 732a4657

History | View | Annotate | Download (14.1 KB)

1
/*
2
AMiRo-OS is an operating system designed for the Autonomous Mini Robot (AMiRo) platform.
3
Copyright (C) 2016..2019  Thomas Schöpping et al.
4

5
This program is free software: you can redistribute it and/or modify
6
it under the terms of the GNU General Public License as published by
7
the Free Software Foundation, either version 3 of the License, or
8
(at your option) any later version.
9

10
This program is distributed in the hope that it will be useful,
11
but WITHOUT ANY WARRANTY; without even the implied warranty of
12
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
GNU General Public License for more details.
14

15
You should have received a copy of the GNU General Public License
16
along with this program.  If not, see <http://www.gnu.org/licenses/>.
17
*/
18

    
19
#ifndef MCUCONF_H
20
#define MCUCONF_H
21

    
22
/*
23
 * STM32F4xx drivers configuration.
24
 * The following settings override the default settings present in
25
 * the various device driver implementation headers.
26
 * Note that the settings for each driver only have effect if the whole
27
 * driver is enabled in halconf.h.
28
 *
29
 * IRQ priorities:
30
 * 15...0       Lowest...Highest.
31
 *
32
 * DMA priorities:
33
 * 0...3        Lowest...Highest.
34
 */
35

    
36
#define STM32F4xx_MCUCONF
37

    
38
/*
39
 * HAL driver system settings.
40
 */
41
#define STM32_NO_INIT                       FALSE
42
#define STM32_HSI_ENABLED                   TRUE
43
#define STM32_LSI_ENABLED                   TRUE
44
#define STM32_HSE_ENABLED                   TRUE
45
#define STM32_LSE_ENABLED                   FALSE
46
#define STM32_CLOCK48_REQUIRED              TRUE
47
#define STM32_SW                            STM32_SW_PLL
48
#define STM32_PLLSRC                        STM32_PLLSRC_HSE
49
#define STM32_PLLM_VALUE                    8
50
#define STM32_PLLN_VALUE                    336
51
#define STM32_PLLP_VALUE                    2
52
#define STM32_PLLQ_VALUE                    7
53
#define STM32_HPRE                          STM32_HPRE_DIV1
54
#define STM32_PPRE1                         STM32_PPRE1_DIV4
55
#define STM32_PPRE2                         STM32_PPRE2_DIV2
56
#define STM32_RTCSEL                        STM32_RTCSEL_LSI
57
#define STM32_RTCPRE_VALUE                  8
58
#define STM32_MCO1SEL                       STM32_MCO1SEL_HSI
59
#define STM32_MCO1PRE                       STM32_MCO1PRE_DIV1
60
#define STM32_MCO2SEL                       STM32_MCO2SEL_SYSCLK
61
#define STM32_MCO2PRE                       STM32_MCO2PRE_DIV5
62
#define STM32_I2SSRC                        STM32_I2SSRC_CKIN
63
#define STM32_PLLI2SN_VALUE                 192
64
#define STM32_PLLI2SR_VALUE                 5
65
#define STM32_PVD_ENABLE                    FALSE
66
#define STM32_PLS                           STM32_PLS_LEV0
67
#define STM32_BKPRAM_ENABLE                 FALSE
68

    
69
/*
70
 * IRQ system settings.
71
 */
72
#define STM32_IRQ_EXTI0_PRIORITY            6
73
#define STM32_IRQ_EXTI1_PRIORITY            6
74
#define STM32_IRQ_EXTI2_PRIORITY            6
75
#define STM32_IRQ_EXTI3_PRIORITY            6
76
#define STM32_IRQ_EXTI4_PRIORITY            6
77
#define STM32_IRQ_EXTI5_9_PRIORITY          6
78
#define STM32_IRQ_EXTI10_15_PRIORITY        6
79
#define STM32_IRQ_EXTI16_PRIORITY           6
80
#define STM32_IRQ_EXTI17_PRIORITY           15
81
#define STM32_IRQ_EXTI18_PRIORITY           6
82
#define STM32_IRQ_EXTI19_PRIORITY           6
83
#define STM32_IRQ_EXTI20_PRIORITY           6
84
#define STM32_IRQ_EXTI21_PRIORITY           15
85
#define STM32_IRQ_EXTI22_PRIORITY           15
86

    
87
/*
88
 * ADC driver system settings.
89
 */
90
#define STM32_ADC_ADCPRE                    ADC_CCR_ADCPRE_DIV4
91
#define STM32_ADC_USE_ADC1                  FALSE
92
#define STM32_ADC_USE_ADC2                  FALSE
93
#define STM32_ADC_USE_ADC3                  FALSE
94
#define STM32_ADC_ADC1_DMA_STREAM           STM32_DMA_STREAM_ID(2, 4)
95
#define STM32_ADC_ADC2_DMA_STREAM           STM32_DMA_STREAM_ID(2, 2)
96
#define STM32_ADC_ADC3_DMA_STREAM           STM32_DMA_STREAM_ID(2, 1)
97
#define STM32_ADC_ADC1_DMA_PRIORITY         2
98
#define STM32_ADC_ADC2_DMA_PRIORITY         2
99
#define STM32_ADC_ADC3_DMA_PRIORITY         2
100
#define STM32_ADC_IRQ_PRIORITY              6
101
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY     6
102
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY     6
103
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY     6
104

    
105
/*
106
 * CAN driver system settings.
107
 */
108
#define STM32_CAN_USE_CAN1                  TRUE
109
#define STM32_CAN_USE_CAN2                  FALSE
110
#define STM32_CAN_CAN1_IRQ_PRIORITY         11
111
#define STM32_CAN_CAN2_IRQ_PRIORITY         11
112

    
113
/*
114
 * DAC driver system settings.
115
 */
116
#define STM32_DAC_DUAL_MODE                 FALSE
117
#define STM32_DAC_USE_DAC1_CH1              FALSE
118
#define STM32_DAC_USE_DAC1_CH2              FALSE
119
#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY     10
120
#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY     10
121
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY     2
122
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY     2
123
#define STM32_DAC_DAC1_CH1_DMA_STREAM       STM32_DMA_STREAM_ID(1, 5)
124
#define STM32_DAC_DAC1_CH2_DMA_STREAM       STM32_DMA_STREAM_ID(1, 6)
125

    
126
/*
127
 * GPT driver system settings.
128
 */
129
#define STM32_GPT_USE_TIM1                  FALSE
130
#define STM32_GPT_USE_TIM2                  FALSE
131
#define STM32_GPT_USE_TIM3                  FALSE
132
#define STM32_GPT_USE_TIM4                  FALSE
133
#define STM32_GPT_USE_TIM5                  FALSE
134
#define STM32_GPT_USE_TIM6                  FALSE
135
#define STM32_GPT_USE_TIM7                  FALSE
136
#define STM32_GPT_USE_TIM8                  FALSE
137
#define STM32_GPT_USE_TIM9                  FALSE
138
#define STM32_GPT_USE_TIM11                 FALSE
139
#define STM32_GPT_USE_TIM12                 FALSE
140
#define STM32_GPT_USE_TIM14                 FALSE
141
#define STM32_GPT_TIM1_IRQ_PRIORITY         7
142
#define STM32_GPT_TIM2_IRQ_PRIORITY         7
143
#define STM32_GPT_TIM3_IRQ_PRIORITY         7
144
#define STM32_GPT_TIM4_IRQ_PRIORITY         7
145
#define STM32_GPT_TIM5_IRQ_PRIORITY         7
146
#define STM32_GPT_TIM6_IRQ_PRIORITY         7
147
#define STM32_GPT_TIM7_IRQ_PRIORITY         7
148
#define STM32_GPT_TIM8_IRQ_PRIORITY         7
149
#define STM32_GPT_TIM9_IRQ_PRIORITY         7
150
#define STM32_GPT_TIM11_IRQ_PRIORITY        7
151
#define STM32_GPT_TIM12_IRQ_PRIORITY        7
152
#define STM32_GPT_TIM14_IRQ_PRIORITY        7
153

    
154
/*
155
 * I2C driver system settings.
156
 */
157
#define STM32_I2C_USE_I2C1                  FALSE
158
#define STM32_I2C_USE_I2C2                  FALSE
159
#define STM32_I2C_USE_I2C3                  FALSE
160
#define STM32_I2C_BUSY_TIMEOUT              50
161
#define STM32_I2C_I2C1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
162
#define STM32_I2C_I2C1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 6)
163
#define STM32_I2C_I2C2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
164
#define STM32_I2C_I2C2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
165
#define STM32_I2C_I2C3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
166
#define STM32_I2C_I2C3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
167
#define STM32_I2C_I2C1_IRQ_PRIORITY         5
168
#define STM32_I2C_I2C2_IRQ_PRIORITY         5
169
#define STM32_I2C_I2C3_IRQ_PRIORITY         5
170
#define STM32_I2C_I2C1_DMA_PRIORITY         3
171
#define STM32_I2C_I2C2_DMA_PRIORITY         3
172
#define STM32_I2C_I2C3_DMA_PRIORITY         3
173
#define STM32_I2C_DMA_ERROR_HOOK(i2cp)      osalSysHalt("DMA failure")
174

    
175
/*
176
 * I2S driver system settings.
177
 */
178
#define STM32_I2S_USE_SPI2                  FALSE
179
#define STM32_I2S_USE_SPI3                  FALSE
180
#define STM32_I2S_SPI2_IRQ_PRIORITY         10
181
#define STM32_I2S_SPI3_IRQ_PRIORITY         10
182
#define STM32_I2S_SPI2_DMA_PRIORITY         1
183
#define STM32_I2S_SPI3_DMA_PRIORITY         1
184
#define STM32_I2S_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 3)
185
#define STM32_I2S_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
186
#define STM32_I2S_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
187
#define STM32_I2S_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
188
#define STM32_I2S_DMA_ERROR_HOOK(i2sp)      osalSysHalt("DMA failure")
189

    
190
/*
191
 * ICU driver system settings.
192
 */
193
#define STM32_ICU_USE_TIM1                  FALSE
194
#define STM32_ICU_USE_TIM2                  FALSE
195
#define STM32_ICU_USE_TIM3                  FALSE
196
#define STM32_ICU_USE_TIM4                  FALSE
197
#define STM32_ICU_USE_TIM5                  FALSE
198
#define STM32_ICU_USE_TIM8                  FALSE
199
#define STM32_ICU_USE_TIM9                  FALSE
200
#define STM32_ICU_TIM1_IRQ_PRIORITY         7
201
#define STM32_ICU_TIM2_IRQ_PRIORITY         7
202
#define STM32_ICU_TIM3_IRQ_PRIORITY         7
203
#define STM32_ICU_TIM4_IRQ_PRIORITY         7
204
#define STM32_ICU_TIM5_IRQ_PRIORITY         7
205
#define STM32_ICU_TIM8_IRQ_PRIORITY         7
206
#define STM32_ICU_TIM9_IRQ_PRIORITY         7
207

    
208
/*
209
 * MAC driver system settings.
210
 */
211
#define STM32_MAC_TRANSMIT_BUFFERS          2
212
#define STM32_MAC_RECEIVE_BUFFERS           4
213
#define STM32_MAC_BUFFERS_SIZE              1522
214
#define STM32_MAC_PHY_TIMEOUT               100
215
#define STM32_MAC_ETH1_CHANGE_PHY_STATE     TRUE
216
#define STM32_MAC_ETH1_IRQ_PRIORITY         13
217
#define STM32_MAC_IP_CHECKSUM_OFFLOAD       0
218

    
219
/*
220
 * PWM driver system settings.
221
 */
222
#define STM32_PWM_USE_ADVANCED              FALSE
223
#define STM32_PWM_USE_TIM1                  FALSE
224
#define STM32_PWM_USE_TIM2                  FALSE
225
#define STM32_PWM_USE_TIM3                  FALSE
226
#define STM32_PWM_USE_TIM4                  FALSE
227
#define STM32_PWM_USE_TIM5                  FALSE
228
#define STM32_PWM_USE_TIM8                  FALSE
229
#define STM32_PWM_USE_TIM9                  FALSE
230
#define STM32_PWM_TIM1_IRQ_PRIORITY         7
231
#define STM32_PWM_TIM2_IRQ_PRIORITY         7
232
#define STM32_PWM_TIM3_IRQ_PRIORITY         7
233
#define STM32_PWM_TIM4_IRQ_PRIORITY         7
234
#define STM32_PWM_TIM5_IRQ_PRIORITY         7
235
#define STM32_PWM_TIM8_IRQ_PRIORITY         7
236
#define STM32_PWM_TIM9_IRQ_PRIORITY         7
237

    
238
/*
239
 * SDC driver system settings.
240
 */
241
#define STM32_SDC_SDIO_DMA_PRIORITY         3
242
#define STM32_SDC_SDIO_IRQ_PRIORITY         9
243
#define STM32_SDC_WRITE_TIMEOUT_MS          1000
244
#define STM32_SDC_READ_TIMEOUT_MS           1000
245
#define STM32_SDC_CLOCK_ACTIVATION_DELAY    10
246
#define STM32_SDC_SDIO_UNALIGNED_SUPPORT    TRUE
247
#define STM32_SDC_SDIO_DMA_STREAM           STM32_DMA_STREAM_ID(2, 3)
248

    
249
/*
250
 * SERIAL driver system settings.
251
 */
252
#define STM32_SERIAL_USE_USART1             FALSE
253
#define STM32_SERIAL_USE_USART2             TRUE
254
#define STM32_SERIAL_USE_USART3             FALSE
255
#define STM32_SERIAL_USE_UART4              FALSE
256
#define STM32_SERIAL_USE_UART5              FALSE
257
#define STM32_SERIAL_USE_USART6             FALSE
258
#define STM32_SERIAL_USART1_PRIORITY        12
259
#define STM32_SERIAL_USART2_PRIORITY        12
260
#define STM32_SERIAL_USART3_PRIORITY        12
261
#define STM32_SERIAL_UART4_PRIORITY         12
262
#define STM32_SERIAL_UART5_PRIORITY         12
263
#define STM32_SERIAL_USART6_PRIORITY        12
264

    
265
/*
266
 * SPI driver system settings.
267
 */
268
#define STM32_SPI_USE_SPI1                  FALSE
269
#define STM32_SPI_USE_SPI2                  FALSE
270
#define STM32_SPI_USE_SPI3                  FALSE
271
#define STM32_SPI_SPI1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 0)
272
#define STM32_SPI_SPI1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 3)
273
#define STM32_SPI_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 3)
274
#define STM32_SPI_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
275
#define STM32_SPI_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
276
#define STM32_SPI_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
277
#define STM32_SPI_SPI1_DMA_PRIORITY         1
278
#define STM32_SPI_SPI2_DMA_PRIORITY         1
279
#define STM32_SPI_SPI3_DMA_PRIORITY         1
280
#define STM32_SPI_SPI1_IRQ_PRIORITY         10
281
#define STM32_SPI_SPI2_IRQ_PRIORITY         10
282
#define STM32_SPI_SPI3_IRQ_PRIORITY         10
283
#define STM32_SPI_DMA_ERROR_HOOK(spip)      osalSysHalt("DMA failure")
284

    
285
/*
286
 * ST driver system settings.
287
 */
288
#define STM32_ST_IRQ_PRIORITY               8
289
#define STM32_ST_USE_TIMER                  2
290

    
291
/*
292
 * UART driver system settings.
293
 */
294
#define STM32_UART_USE_USART1               FALSE
295
#define STM32_UART_USE_USART2               FALSE
296
#define STM32_UART_USE_USART3               FALSE
297
#define STM32_UART_USE_UART4                FALSE
298
#define STM32_UART_USE_UART5                FALSE
299
#define STM32_UART_USE_USART6               FALSE
300
#define STM32_UART_USART1_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 5)
301
#define STM32_UART_USART1_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
302
#define STM32_UART_USART2_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 5)
303
#define STM32_UART_USART2_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 6)
304
#define STM32_UART_USART3_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 1)
305
#define STM32_UART_USART3_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 3)
306
#define STM32_UART_UART4_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 2)
307
#define STM32_UART_UART4_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 4)
308
#define STM32_UART_UART5_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 0)
309
#define STM32_UART_UART5_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 7)
310
#define STM32_UART_USART6_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 2)
311
#define STM32_UART_USART6_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
312
#define STM32_UART_USART1_IRQ_PRIORITY      12
313
#define STM32_UART_USART2_IRQ_PRIORITY      12
314
#define STM32_UART_USART3_IRQ_PRIORITY      12
315
#define STM32_UART_UART4_IRQ_PRIORITY       12
316
#define STM32_UART_UART5_IRQ_PRIORITY       12
317
#define STM32_UART_USART6_IRQ_PRIORITY      12
318
#define STM32_UART_USART1_DMA_PRIORITY      0
319
#define STM32_UART_USART2_DMA_PRIORITY      0
320
#define STM32_UART_USART3_DMA_PRIORITY      0
321
#define STM32_UART_UART4_DMA_PRIORITY       0
322
#define STM32_UART_UART5_DMA_PRIORITY       0
323
#define STM32_UART_USART6_DMA_PRIORITY      0
324
#define STM32_UART_DMA_ERROR_HOOK(uartp)    osalSysHalt("DMA failure")
325

    
326
/*
327
 * USB driver system settings.
328
 */
329
#define STM32_USB_USE_OTG1                  FALSE
330
#define STM32_USB_USE_OTG2                  FALSE
331
#define STM32_USB_OTG1_IRQ_PRIORITY         14
332
#define STM32_USB_OTG2_IRQ_PRIORITY         14
333
#define STM32_USB_OTG1_RX_FIFO_SIZE         512
334
#define STM32_USB_OTG2_RX_FIFO_SIZE         1024
335
#define STM32_USB_OTG_THREAD_PRIO           LOWPRIO
336
#define STM32_USB_OTG_THREAD_STACK_SIZE     128
337
#define STM32_USB_OTGFIFO_FILL_BASEPRI      0
338

    
339
/*
340
 * WDG driver system settings.
341
 */
342
#define STM32_WDG_USE_IWDG                  FALSE
343

    
344
#endif /* MCUCONF_H */