Statistics
| Branch: | Tag: | Revision:

amiro-os / modules / STM32F4Discovery / mcuconf.h @ 7da800ab

History | View | Annotate | Download (14.3 KB)

1
/*
2
    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
3

4
    Licensed under the Apache License, Version 2.0 (the "License");
5
    you may not use this file except in compliance with the License.
6
    You may obtain a copy of the License at
7

8
        http://www.apache.org/licenses/LICENSE-2.0
9

10
    Unless required by applicable law or agreed to in writing, software
11
    distributed under the License is distributed on an "AS IS" BASIS,
12
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13
    See the License for the specific language governing permissions and
14
    limitations under the License.
15
*/
16

    
17
#ifndef MCUCONF_H
18
#define MCUCONF_H
19

    
20
/*
21
 * STM32F4xx drivers configuration.
22
 * The following settings override the default settings present in
23
 * the various device driver implementation headers.
24
 * Note that the settings for each driver only have effect if the whole
25
 * driver is enabled in halconf.h.
26
 *
27
 * IRQ priorities:
28
 * 15...0       Lowest...Highest.
29
 *
30
 * DMA priorities:
31
 * 0...3        Lowest...Highest.
32
 */
33

    
34
#define STM32F4xx_MCUCONF
35

    
36
/*
37
 * HAL driver system settings.
38
 */
39
#define STM32_NO_INIT                       FALSE
40
#define STM32_HSI_ENABLED                   TRUE
41
#define STM32_LSI_ENABLED                   TRUE
42
#define STM32_HSE_ENABLED                   TRUE
43
#define STM32_LSE_ENABLED                   FALSE
44
#define STM32_CLOCK48_REQUIRED              TRUE
45
#define STM32_SW                            STM32_SW_PLL
46
#define STM32_PLLSRC                        STM32_PLLSRC_HSE
47
#define STM32_PLLM_VALUE                    8
48
#define STM32_PLLN_VALUE                    336
49
#define STM32_PLLP_VALUE                    2
50
#define STM32_PLLQ_VALUE                    7
51
#define STM32_HPRE                          STM32_HPRE_DIV1
52
#define STM32_PPRE1                         STM32_PPRE1_DIV4
53
#define STM32_PPRE2                         STM32_PPRE2_DIV2
54
#define STM32_RTCSEL                        STM32_RTCSEL_LSI
55
#define STM32_RTCPRE_VALUE                  8
56
#define STM32_MCO1SEL                       STM32_MCO1SEL_HSI
57
#define STM32_MCO1PRE                       STM32_MCO1PRE_DIV1
58
#define STM32_MCO2SEL                       STM32_MCO2SEL_SYSCLK
59
#define STM32_MCO2PRE                       STM32_MCO2PRE_DIV5
60
#define STM32_I2SSRC                        STM32_I2SSRC_CKIN
61
#define STM32_PLLI2SN_VALUE                 192
62
#define STM32_PLLI2SR_VALUE                 5
63
#define STM32_PVD_ENABLE                    FALSE
64
#define STM32_PLS                           STM32_PLS_LEV0
65
#define STM32_BKPRAM_ENABLE                 FALSE
66

    
67
/*
68
 * IRQ system settings.
69
 */
70
#define STM32_IRQ_EXTI0_PRIORITY            6
71
#define STM32_IRQ_EXTI1_PRIORITY            6
72
#define STM32_IRQ_EXTI2_PRIORITY            6
73
#define STM32_IRQ_EXTI3_PRIORITY            6
74
#define STM32_IRQ_EXTI4_PRIORITY            6
75
#define STM32_IRQ_EXTI5_9_PRIORITY          6
76
#define STM32_IRQ_EXTI10_15_PRIORITY        6
77
#define STM32_IRQ_EXTI16_PRIORITY           6
78
#define STM32_IRQ_EXTI17_PRIORITY           15
79
#define STM32_IRQ_EXTI18_PRIORITY           6
80
#define STM32_IRQ_EXTI19_PRIORITY           6
81
#define STM32_IRQ_EXTI20_PRIORITY           6
82
#define STM32_IRQ_EXTI21_PRIORITY           15
83
#define STM32_IRQ_EXTI22_PRIORITY           15
84

    
85
/*
86
 * ADC driver system settings.
87
 */
88
#define STM32_ADC_ADCPRE                    ADC_CCR_ADCPRE_DIV4
89
#define STM32_ADC_USE_ADC1                  FALSE
90
#define STM32_ADC_USE_ADC2                  FALSE
91
#define STM32_ADC_USE_ADC3                  FALSE
92
#define STM32_ADC_ADC1_DMA_STREAM           STM32_DMA_STREAM_ID(2, 4)
93
#define STM32_ADC_ADC2_DMA_STREAM           STM32_DMA_STREAM_ID(2, 2)
94
#define STM32_ADC_ADC3_DMA_STREAM           STM32_DMA_STREAM_ID(2, 1)
95
#define STM32_ADC_ADC1_DMA_PRIORITY         2
96
#define STM32_ADC_ADC2_DMA_PRIORITY         2
97
#define STM32_ADC_ADC3_DMA_PRIORITY         2
98
#define STM32_ADC_IRQ_PRIORITY              6
99
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY     6
100
#define STM32_ADC_ADC2_DMA_IRQ_PRIORITY     6
101
#define STM32_ADC_ADC3_DMA_IRQ_PRIORITY     6
102

    
103
/*
104
 * CAN driver system settings.
105
 */
106
#define STM32_CAN_USE_CAN1                  TRUE
107
#define STM32_CAN_USE_CAN2                  FALSE
108
#define STM32_CAN_CAN1_IRQ_PRIORITY         11
109
#define STM32_CAN_CAN2_IRQ_PRIORITY         11
110

    
111
/*
112
 * DAC driver system settings.
113
 */
114
#define STM32_DAC_DUAL_MODE                 FALSE
115
#define STM32_DAC_USE_DAC1_CH1              FALSE
116
#define STM32_DAC_USE_DAC1_CH2              FALSE
117
#define STM32_DAC_DAC1_CH1_IRQ_PRIORITY     10
118
#define STM32_DAC_DAC1_CH2_IRQ_PRIORITY     10
119
#define STM32_DAC_DAC1_CH1_DMA_PRIORITY     2
120
#define STM32_DAC_DAC1_CH2_DMA_PRIORITY     2
121
#define STM32_DAC_DAC1_CH1_DMA_STREAM       STM32_DMA_STREAM_ID(1, 5)
122
#define STM32_DAC_DAC1_CH2_DMA_STREAM       STM32_DMA_STREAM_ID(1, 6)
123

    
124
/*
125
 * GPT driver system settings.
126
 */
127
#define STM32_GPT_USE_TIM1                  FALSE
128
#define STM32_GPT_USE_TIM2                  FALSE
129
#define STM32_GPT_USE_TIM3                  FALSE
130
#define STM32_GPT_USE_TIM4                  FALSE
131
#define STM32_GPT_USE_TIM5                  FALSE
132
#define STM32_GPT_USE_TIM6                  FALSE
133
#define STM32_GPT_USE_TIM7                  FALSE
134
#define STM32_GPT_USE_TIM8                  FALSE
135
#define STM32_GPT_USE_TIM9                  FALSE
136
#define STM32_GPT_USE_TIM11                 FALSE
137
#define STM32_GPT_USE_TIM12                 FALSE
138
#define STM32_GPT_USE_TIM14                 FALSE
139
#define STM32_GPT_TIM1_IRQ_PRIORITY         7
140
#define STM32_GPT_TIM2_IRQ_PRIORITY         7
141
#define STM32_GPT_TIM3_IRQ_PRIORITY         7
142
#define STM32_GPT_TIM4_IRQ_PRIORITY         7
143
#define STM32_GPT_TIM5_IRQ_PRIORITY         7
144
#define STM32_GPT_TIM6_IRQ_PRIORITY         7
145
#define STM32_GPT_TIM7_IRQ_PRIORITY         7
146
#define STM32_GPT_TIM8_IRQ_PRIORITY         7
147
#define STM32_GPT_TIM9_IRQ_PRIORITY         7
148
#define STM32_GPT_TIM11_IRQ_PRIORITY        7
149
#define STM32_GPT_TIM12_IRQ_PRIORITY        7
150
#define STM32_GPT_TIM14_IRQ_PRIORITY        7
151

    
152
/*
153
 * I2C driver system settings.
154
 */
155
#define STM32_I2C_USE_I2C1                  FALSE
156
#define STM32_I2C_USE_I2C2                  FALSE
157
#define STM32_I2C_USE_I2C3                  FALSE
158
#define STM32_I2C_BUSY_TIMEOUT              50
159
#define STM32_I2C_I2C1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
160
#define STM32_I2C_I2C1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 6)
161
#define STM32_I2C_I2C2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
162
#define STM32_I2C_I2C2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
163
#define STM32_I2C_I2C3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 2)
164
#define STM32_I2C_I2C3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
165
#define STM32_I2C_I2C1_IRQ_PRIORITY         5
166
#define STM32_I2C_I2C2_IRQ_PRIORITY         5
167
#define STM32_I2C_I2C3_IRQ_PRIORITY         5
168
#define STM32_I2C_I2C1_DMA_PRIORITY         3
169
#define STM32_I2C_I2C2_DMA_PRIORITY         3
170
#define STM32_I2C_I2C3_DMA_PRIORITY         3
171
#define STM32_I2C_DMA_ERROR_HOOK(i2cp)      osalSysHalt("DMA failure")
172

    
173
/*
174
 * I2S driver system settings.
175
 */
176
#define STM32_I2S_USE_SPI2                  FALSE
177
#define STM32_I2S_USE_SPI3                  FALSE
178
#define STM32_I2S_SPI2_IRQ_PRIORITY         10
179
#define STM32_I2S_SPI3_IRQ_PRIORITY         10
180
#define STM32_I2S_SPI2_DMA_PRIORITY         1
181
#define STM32_I2S_SPI3_DMA_PRIORITY         1
182
#define STM32_I2S_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 3)
183
#define STM32_I2S_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
184
#define STM32_I2S_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
185
#define STM32_I2S_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
186
#define STM32_I2S_DMA_ERROR_HOOK(i2sp)      osalSysHalt("DMA failure")
187

    
188
/*
189
 * ICU driver system settings.
190
 */
191
#define STM32_ICU_USE_TIM1                  FALSE
192
#define STM32_ICU_USE_TIM2                  FALSE
193
#define STM32_ICU_USE_TIM3                  FALSE
194
#define STM32_ICU_USE_TIM4                  FALSE
195
#define STM32_ICU_USE_TIM5                  FALSE
196
#define STM32_ICU_USE_TIM8                  FALSE
197
#define STM32_ICU_USE_TIM9                  FALSE
198
#define STM32_ICU_TIM1_IRQ_PRIORITY         7
199
#define STM32_ICU_TIM2_IRQ_PRIORITY         7
200
#define STM32_ICU_TIM3_IRQ_PRIORITY         7
201
#define STM32_ICU_TIM4_IRQ_PRIORITY         7
202
#define STM32_ICU_TIM5_IRQ_PRIORITY         7
203
#define STM32_ICU_TIM8_IRQ_PRIORITY         7
204
#define STM32_ICU_TIM9_IRQ_PRIORITY         7
205

    
206
/*
207
 * MAC driver system settings.
208
 */
209
#define STM32_MAC_TRANSMIT_BUFFERS          2
210
#define STM32_MAC_RECEIVE_BUFFERS           4
211
#define STM32_MAC_BUFFERS_SIZE              1522
212
#define STM32_MAC_PHY_TIMEOUT               100
213
#define STM32_MAC_ETH1_CHANGE_PHY_STATE     TRUE
214
#define STM32_MAC_ETH1_IRQ_PRIORITY         13
215
#define STM32_MAC_IP_CHECKSUM_OFFLOAD       0
216

    
217
/*
218
 * PWM driver system settings.
219
 */
220
#define STM32_PWM_USE_ADVANCED              FALSE
221
#define STM32_PWM_USE_TIM1                  FALSE
222
#define STM32_PWM_USE_TIM2                  FALSE
223
#define STM32_PWM_USE_TIM3                  FALSE
224
#define STM32_PWM_USE_TIM4                  FALSE
225
#define STM32_PWM_USE_TIM5                  FALSE
226
#define STM32_PWM_USE_TIM8                  FALSE
227
#define STM32_PWM_USE_TIM9                  FALSE
228
#define STM32_PWM_TIM1_IRQ_PRIORITY         7
229
#define STM32_PWM_TIM2_IRQ_PRIORITY         7
230
#define STM32_PWM_TIM3_IRQ_PRIORITY         7
231
#define STM32_PWM_TIM4_IRQ_PRIORITY         7
232
#define STM32_PWM_TIM5_IRQ_PRIORITY         7
233
#define STM32_PWM_TIM8_IRQ_PRIORITY         7
234
#define STM32_PWM_TIM9_IRQ_PRIORITY         7
235

    
236
/*
237
 * SDC driver system settings.
238
 */
239
#define STM32_SDC_SDIO_DMA_PRIORITY         3
240
#define STM32_SDC_SDIO_IRQ_PRIORITY         9
241
#define STM32_SDC_WRITE_TIMEOUT_MS          1000
242
#define STM32_SDC_READ_TIMEOUT_MS           1000
243
#define STM32_SDC_CLOCK_ACTIVATION_DELAY    10
244
#define STM32_SDC_SDIO_UNALIGNED_SUPPORT    TRUE
245
#define STM32_SDC_SDIO_DMA_STREAM           STM32_DMA_STREAM_ID(2, 3)
246

    
247
/*
248
 * SERIAL driver system settings.
249
 */
250
#define STM32_SERIAL_USE_USART1             FALSE
251
#define STM32_SERIAL_USE_USART2             TRUE
252
#define STM32_SERIAL_USE_USART3             FALSE
253
#define STM32_SERIAL_USE_UART4              FALSE
254
#define STM32_SERIAL_USE_UART5              FALSE
255
#define STM32_SERIAL_USE_USART6             FALSE
256
#define STM32_SERIAL_USART1_PRIORITY        12
257
#define STM32_SERIAL_USART2_PRIORITY        12
258
#define STM32_SERIAL_USART3_PRIORITY        12
259
#define STM32_SERIAL_UART4_PRIORITY         12
260
#define STM32_SERIAL_UART5_PRIORITY         12
261
#define STM32_SERIAL_USART6_PRIORITY        12
262

    
263
/*
264
 * SPI driver system settings.
265
 */
266
#define STM32_SPI_USE_SPI1                  FALSE
267
#define STM32_SPI_USE_SPI2                  FALSE
268
#define STM32_SPI_USE_SPI3                  FALSE
269
#define STM32_SPI_SPI1_RX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 0)
270
#define STM32_SPI_SPI1_TX_DMA_STREAM        STM32_DMA_STREAM_ID(2, 3)
271
#define STM32_SPI_SPI2_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 3)
272
#define STM32_SPI_SPI2_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 4)
273
#define STM32_SPI_SPI3_RX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 0)
274
#define STM32_SPI_SPI3_TX_DMA_STREAM        STM32_DMA_STREAM_ID(1, 7)
275
#define STM32_SPI_SPI1_DMA_PRIORITY         1
276
#define STM32_SPI_SPI2_DMA_PRIORITY         1
277
#define STM32_SPI_SPI3_DMA_PRIORITY         1
278
#define STM32_SPI_SPI1_IRQ_PRIORITY         10
279
#define STM32_SPI_SPI2_IRQ_PRIORITY         10
280
#define STM32_SPI_SPI3_IRQ_PRIORITY         10
281
#define STM32_SPI_DMA_ERROR_HOOK(spip)      osalSysHalt("DMA failure")
282

    
283
/*
284
 * ST driver system settings.
285
 */
286
#define STM32_ST_IRQ_PRIORITY               8
287
#define STM32_ST_USE_TIMER                  2
288

    
289
/*
290
 * UART driver system settings.
291
 */
292
#define STM32_UART_USE_USART1               FALSE
293
#define STM32_UART_USE_USART2               FALSE
294
#define STM32_UART_USE_USART3               FALSE
295
#define STM32_UART_USE_UART4                FALSE
296
#define STM32_UART_USE_UART5                FALSE
297
#define STM32_UART_USE_USART6               FALSE
298
#define STM32_UART_USART1_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 5)
299
#define STM32_UART_USART1_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
300
#define STM32_UART_USART2_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 5)
301
#define STM32_UART_USART2_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 6)
302
#define STM32_UART_USART3_RX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 1)
303
#define STM32_UART_USART3_TX_DMA_STREAM     STM32_DMA_STREAM_ID(1, 3)
304
#define STM32_UART_UART4_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 2)
305
#define STM32_UART_UART4_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 4)
306
#define STM32_UART_UART5_RX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 0)
307
#define STM32_UART_UART5_TX_DMA_STREAM      STM32_DMA_STREAM_ID(1, 7)
308
#define STM32_UART_USART6_RX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 2)
309
#define STM32_UART_USART6_TX_DMA_STREAM     STM32_DMA_STREAM_ID(2, 7)
310
#define STM32_UART_USART1_IRQ_PRIORITY      12
311
#define STM32_UART_USART2_IRQ_PRIORITY      12
312
#define STM32_UART_USART3_IRQ_PRIORITY      12
313
#define STM32_UART_UART4_IRQ_PRIORITY       12
314
#define STM32_UART_UART5_IRQ_PRIORITY       12
315
#define STM32_UART_USART6_IRQ_PRIORITY      12
316
#define STM32_UART_USART1_DMA_PRIORITY      0
317
#define STM32_UART_USART2_DMA_PRIORITY      0
318
#define STM32_UART_USART3_DMA_PRIORITY      0
319
#define STM32_UART_UART4_DMA_PRIORITY       0
320
#define STM32_UART_UART5_DMA_PRIORITY       0
321
#define STM32_UART_USART6_DMA_PRIORITY      0
322
#define STM32_UART_DMA_ERROR_HOOK(uartp)    osalSysHalt("DMA failure")
323

    
324
/*
325
 * USB driver system settings.
326
 */
327
#define STM32_USB_USE_OTG1                  FALSE
328
#define STM32_USB_USE_OTG2                  FALSE
329
#define STM32_USB_OTG1_IRQ_PRIORITY         14
330
#define STM32_USB_OTG2_IRQ_PRIORITY         14
331
#define STM32_USB_OTG1_RX_FIFO_SIZE         512
332
#define STM32_USB_OTG2_RX_FIFO_SIZE         1024
333
#define STM32_USB_OTG_THREAD_PRIO           LOWPRIO
334
#define STM32_USB_OTG_THREAD_STACK_SIZE     128
335
#define STM32_USB_OTGFIFO_FILL_BASEPRI      0
336

    
337
/*
338
 * WDG driver system settings.
339
 */
340
#define STM32_WDG_USE_IWDG                  FALSE
341

    
342
/*
343
 * QEI driver system settings.
344
 */
345
#define STM32_QEI_USE_TIM1                  FALSE
346
#define STM32_QEI_USE_TIM2                  FALSE
347
#define STM32_QEI_USE_TIM3                  FALSE
348
#define STM32_QEI_USE_TIM4                  FALSE
349
#define STM32_QEI_USE_TIM5                  FALSE
350
#define STM32_QEI_USE_TIM8                  FALSE
351

    
352
#endif /* MCUCONF_H */